

External CAN FD Controller with Integrated Transceiver

General Features

- External CAN FD Controller with Integrated CAN FD Transceiver and Serial Peripheral Interface (SPI)
- Arbitration Bit Rate Up to 1 Mbps
- Data Bit Rate up to 5 Mbps
- CAN FD Controller Modes
 - Mixed CAN 2.0B and CAN FD Mode
 - CAN 2.0B Mode
- Fully ISO 11898-1:2015, ISO 11898-2: 2016 and SAE J2962-2 Compliant
- · Temperature Ranges:
 - Extended (E): -40°C to +125°C
 - High (H): -40°C to +150°C
- ISO 26262 Functional Safety Ready
- Low Electromagnetic Emission (EME) and High Electromagnetic Immunity (EMI)
- · AEC-Q100 and AEC-Q006 Qualified
- Package: SSOP28 (Moisture Sensitivity Level 2), VQFN28 with Wettable Flanks (Moisture Sensitivity Level 1)

CAN FD Controller Features

Message FIFOs

- 31 FIFOs, Configurable as Transmit or Receive FIFOs
- One Transmit Queue (TXQ)
- Transmit Event FIFO (TEF) with 32-bit Time Stamp

Message Transmission

- Message Transmission Prioritization:
 - Based on Priority Bit Field
 - Message with Lowest ID gets Transmitted First Using the Transmit Queue (TXQ)
- Programmable Automatic Retransmission Attempts: Unlimited, 3 Attempts or Disabled

Message Reception

- 32 Flexible Filter and Mask Objects
- · Each Object Can Be Configured to Filter Either:
 - Standard ID + first 18 data bits, or
 - Extended ID
- · 32-bit Time Stamp

Special Features

• VDD: 2.7V to 5.5V

- Active Current: Maximum 20 mA at 5.5 V, 40 MHz CAN clock
- Sleep Current: 15 μA, Typical
- Low Power Mode Current: Maximum 10 μA from $-40^\circ C$ to +150°C
- Message Objects are Located in RAM: 2 KB
- · Up to 3 Configurable Interrupt Pins
- · Bus Health Diagnostics and Error Counters
- Transceiver Standby Control
- Start of Frame Pin for Indicating the Beginning of Messages on the Bus

Oscillator Options

- 40, 20 or 4 MHz Crystal or Ceramic Resonator; External Clock Input
- Clock Output with Prescaler

SPI Interface

- Up to 20 MHz SPI Clock Speed
- Supports SPI Modes 0, 0 and 1, 1
- Registers and Bit Fields are Arranged in a Way to Enable Efficient Access through SPI

Safety Critical Systems

- SPI Commands with CRC to Detect Noise on SPI Interface
- · Error Correction Code (ECC) Protected RAM

Additional Features

- GPIO Pins: INT0 and INT1 Can Be Configured as General Purpose I/O
- Open Drain Outputs: TXCAN, INT, INTO, and INT1 Pins Can Be Configured as Push/Pull or Open Drain Outputs

CAN FD Transceiver Features


- Differential Receiver with Wide Common Mode Range
- Remote Wake-Up Capability via CAN Bus -Wake-Up on Pattern (WUP), as Specified in ISO 11898-2: 2016, 3.8 µs Activity Filter Time
- Functional Behavior Predictable under All Supply Conditions
- Transceiver Disengages from the Bus When Not Powered Up
- RXD Recessive Clamping Detection
- High Electrostatic Discharge (ESD) Handling Capability on the Bus Pins
- · Bus Pins Protected Against Transients in

Automotive Environments

- Transmit Data (TXD) Dominant Time-Out Function
- Undervoltage Detection on VCC and VIO Pins
- CANH/CANL Short-Circuit and Overtemperature
 Protected

Package Types

- + Low Max Standby Current of 12 μA
- Fulfills the OEM "Hardware Requirements for LIN, CAN and FlexRay Interfaces in Automotive Applications, Rev. 1.3"



1.0 DEVICE OVERVIEW

The MCP251863 device is a cost-effective and small-footprint CAN FD controller (MCP2518FD) with an integrated Transceiver (ATA6563) that can be easily added to a microcontroller with an available SPI interface. A CAN FD channel can be easily added to a microcontroller that is either lacking a CAN FD peripheral or does not have enough CAN FD channels.


MCP251863 supports both CAN frames in the Classical format (CAN2.0B) and CAN Flexible Data Rate (CAN FD) format, as specified in ISO 11898-1:2015.

The integrated transceiver is a high-speed CAN FD Transceiver compliant with ISO 11898-2:2016 and SAE J2962-2 CAN standards. It provides a very low current consumption in Standby mode and wake-up capability via the CAN bus.

1.1 Block Diagram

Figure 1-1 shows the block diagram of the MCP251863 device. MCP251863 contains the following main blocks:

- The CAN FD Controller module implements the CAN FD protocol, and contains the FIFOs and Filters.
- The SPI interface is used to control the device by accessing Special Function Registers (SFR) and RAM.
- The RAM controller arbitrates the RAM accesses between the SPI and CAN FD Controller module.
- The Message RAM is used to store the data of the Message Objects.
- The oscillator generates the CAN clock.
- The Internal LDO and POR circuit.
- The I/O control.
- The CAN FD Transceiver
 - Note 1: This data sheet summarizes the features of the MCP251863 device. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the related section of the "MCP25xxFD Family Reference Manual" (FRM).



Note 1: NSIL is not an externally available signal on this device and instead is pulled to VIO.

1.2 Pinout Description

 Table 1-1 describes the functions of the pins.

| Pin Name | SSOP | VQFN | Pin Type | Description |
|-----------------------|------|------|----------|---|
| TXCAN | 15 | 28 | 0 | Transmit output of the CAN FD Controller |
| RXCAN | 16 | 1 | I | Receive input of the CAN FD Controller |
| CLKO/SOF | 18 | 2 | 0 | Clock output/Test output |
| nINT | 19 | 3 | 0 | Interrupt output |
| OSC2 | 20 | 4 | 0 | External oscillator output |
| OSC1 | 21 | 5 | I | External oscillator input |
| VSS | 22 | 7 | Power | Ground |
| nINT1/GPIO1 | 6 | 8 | I/O | Interrupt output/GPIO |
| nINT0/GPIO0/ XSTBY | 7 | 9 | I/O | Interrupt output/GPIO/ Transceiver Standby |
| SCK | 9 | 22 | I | SPI clock input |
| SDI | 10 | 23 | I | SPI data input |
| SDO | 11 | 24 | 0 | SPI data output |
| nCS | 13 | 25 | I | SPI chip select input |
| VDD | 14 | 26 | Power | Controller - Positive Supply |
| TXD | 23 | 20 | I | Transmit Data Input |
| GND | 24 | 10 | Power | Ground |
| VCC | 25 | 13 | Power | Transceiver - Positive Supply |
| RXD | 28 | 11 | 0 | Receive Data Output |
| VIO | 1 | 14 | Power | Transceiver - Digital I/O Supply |
| CANL | 3 | 16 | I/O | CAN Low-Level Voltage |
| CANH | 4 | 17 | I/O | CAN High-Level Voltage |
| STBY | 5 | 18 | I | Standby Mode |
| NC | 2 | 29 | NC | No Connect |
| NC | 8 | 6 | NC | No Connect |
| NC | 12 | 12 | NC | No Connect |
| NC | 17 | 15 | NC | No Connect |
| NC | 26 | 19 | NC | No Connect |
| NC | 27 | 21 | NC | No Connect |

TABLE 1-1: MCP251863 STANDARD PINOUT VERSION

1.3 Typical Application

Figure 1-2 shows an example of a typical application of the MCP251863 device. In this example, the microcontroller operates at 3.3V.

The MCP251863 device interfaces directly with microcontrollers operating at 2.7V to 5.5V. There are no external level shifters required when connecting VDD and VIO of the MCP251863 and the microcontroller.


The Vcc of the CAN FD transceiver is connected to 5V.

The SPI interface is used to configure and control the CAN FD controller.


The MCP251863 device signals interrupts to the microcontroller by using INT, INTO and INT1. Interrupts need to be cleared by the microcontroller through SPI.

The CLKO pin provides the clock to the microcontroller.





Note: Example capacitor values are listed in the FRM.



Note: Example capacitor values are listed in the FRM.

2.0 OPERATING MODES

2.1 Operating Modes of the CAN FD Controller

The CAN FD Controller module has multiple modes:

- Configuration
- Normal CAN FD
- Normal CAN 2.0
- Sleep (normal Sleep mode and Low Power Mode)
- · Listen Only
- Restricted Operation
- Internal and External Loop back modes

The operational mode is selected via the REQOP[2:0] bits in the CiCON register (see Register 4-7: "CiCON – CAN Control Register")

When changing modes, the mode will not actually change until all pending message transmissions are completed. The requested mode must be verified by reading the OPMOD[2:0] bits in the CiCON register.

A detailed description of the Operating Modes can be found in the FRM.

2.2 CAN FD Transceiver Modes of Operation

The CAN FD Transceiver supports two modes of operation Standby and Normal mode. The mode is selected via the Standby pin. A detailed description can be found in section **Section 8.1, Operating Modes of the Transceiver**.

2.3 Normal Mode

Normal mode is the standard operating mode of the MCP251863. In this mode, the device actively monitors all bus messages and generates Acknowledge bits, error frames, etc. This is also the only mode in which the MCP251863 transmits frames over the CAN bus.

The CAN FD Controller must be in Normal CAN FD or in Normal CAN 2.0 mode. The Transceiver must be in normal mode.

2.4 Sleep/Standby Mode

The CAN FD Controller has two internal Sleep modes that are used to minimize the current consumption of the device. The SPI interface remains active for reading even when the MCP251863 is in Sleep mode, allowing access to all registers.

Sleep mode is selected via the REQOPx bits in the CiCON register. The OPMODx bits in the CiCON register indicate the operation mode. The bit OSCDIS in register OSC should be read after sending the

SLEEP command to the MCP251863. The MCP251863 is active and has not yet entered Sleep mode until the OSCDIS bit indicates that Sleep mode has been entered.

When in Sleep mode, the MCP251863 stops its internal oscillator. The MCP251863 will wake-up when bus activity occurs or when the microcontroller clears OSCDIS via the SPI interface. The WAKIF bit in the CiINT register will "generate" a wake-up event (the WAKIE bit in the CiINT register must also be set in order for the wake-up interrupt to occur).

The CAN FD transceiver must be in Standby mode in order to take advantage of the low standby current of the transceiver. After a wake-up, the microcontroller must put the transceiver back into Normal mode using the Standby pin.

The CAN FD Controller also supports an LP mode. For a detailed description of entering and exiting LPM mode refer to the FRM.

3.0 CAN FD CONTROLLER MODULE


Figure 3-1 shows the main blocks of the CAN FD Controller module:

- The CAN FD Bit Stream Processor (BSP) implements the Medium Access Control of the CAN FD protocol described in ISO 11898-1:2015. It serializes and de-serializes the bit stream, encodes and decodes the CAN FD frames, manages the medium access, acknowledges frames and detects and signals errors.
- The TX Handler prioritizes the messages that are requested for transmission by the Transmit FIFOs. It uses the RAM Interface to fetch the transmit data from RAM and provides it to the BSP for transmission.
- The BSP provides received messages to the RX Handler. The RX Handler uses the Acceptance Filter to filter out messages that shall be stored into Receive FIFOs. It uses the RAM Interface to store received data into RAM.

- Each FIFO can be configured either as a Transmit or Receive FIFO. The FIFO Control keeps track of the FIFO Head and Tail, and calculates the User Address. For a TX FIFO, the User Address points to the address in RAM where the data for the next transmit message shall be stored. For a RX FIFO, the User Address points to the address in RAM where the data of the next receive message shall be read. The User notifies the FIFO that a message was written to or read from RAM by incrementing the Head/Tail of the FIFO.
- The Transmit Queue (TXQ) is a special transmit FIFO that transmits the messages based on the ID of the messages stored in the queue.
- The Transmit Event FIFO (TEF) stores the message IDs of the transmitted messages.
- A free-running Time Base Counter is used to time stamp received messages. Messages in the TEF can also be time stamped.
- The CAN FD Controller module generates interrupts when new messages are received or messages were transmitted successfully.
- The SFR are used to control and to read the status of the CAN FD Controller module.

Note 1: This data sheet summarizes the features of the CAN FD Controller module. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the related section of the "MCP25xxFD Family Reference Manual".

FIGURE 3-1: CAN FD CONTROLLER MODULE BLOCK DIAGRAM



4.0 MEMORY ORGANIZATION

Figure 4-1 illustrates the main sections of the memory and its address ranges:


- MCP251863 Special Function Registers
- CAN FD Controller module SFR
- Message Memory (RAM)

The SFR are 32-bit wide. The LSB is located at the lower address, for example, the LSB of C1CON is located at address 0×000 , while its MSB is located at address 0×003 .

Table 4-1 lists the MCP251863 specific registers. The first column contains the address of the SFR.

Table 4-2 lists the registers of the CAN FD Controller module. The first column contains the address of the SFR.

FIGURE 4-1: MEMORY MAP



| | | | | | | | | | | 1 |
|--------------------|---------|-------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| Address | Name |) | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
| E03 | OSC | 31:24 | | — | _ | — | — | — | — | — |
| E02 | | 23:16 | - | _ | _ | _ | _ | | _ | _ |
| E01 | | 15:8 | _ | — | — | SCLKRDY | — | OSCRDY | — | PLLRDY |
| E00 ⁽¹⁾ | | 7:0 | | CLKOE | DIV[1:0] | SCLKDIV | LPMEN | OSCDIS | _ | PLLEN |
| | IOCON | 31:24 | | INTOD | SOF | TXCANOD | — | _ | PM1 | PM0 |
| | | 23:16 | _ | _ | _ | _ | _ | — | GPIO1 | GPIO0 |
| | | 15:8 | _ | _ | _ | _ | _ | _ | LAT1 | LAT0 |
| E04 | | 7:0 | _ | XSTBYEN | _ | _ | _ | _ | TRIS1 | TRIS0 |
| | CRC | 31:24 | _ | — | _ | _ | — | _ | FERRIE | CRCERRIE |
| | | 23:16 | _ | _ | _ | _ | _ | _ | FERRIF | CRCERRIF |
| | | 15:8 | | | | CRC[| [15:8] | | | |
| E08 | | 7:0 | | CRC[7:0] | | | | | | |
| | ECCCON | 31:24 | | — | _ | — | — | — | — | — |
| | | 23:16 | - | — | _ | — | — | — | — | — |
| | | 15:8 | _ | | | | PARITY[6:0] | | | |
| E0C | | 7:0 | _ | _ | _ | _ | _ | DEDIE | SECIE | ECCEN |
| | ECCSTAT | 31:24 | | — | — | _ | | ERRADI | DR[11:8] | |
| | | 23:16 | | | | ERRAD | DR[7:0] | | | |
| | | 15:8 | _ | _ | _ | _ | _ | _ | _ | _ |
| E10 | | 7:0 | | _ | _ | _ | _ | DEDIF | SECIF | _ |
| | DEVID | 31:24 | - | _ | _ | _ | _ | _ | _ | _ |
| | | 23:16 | _ | _ | — | — | — | — | _ | _ |
| | | 15:8 | _ | _ | — | _ | — | — | _ | _ |
| E14 | | 7:0 | | ID[: | 3:0] | | | REV | [3:0] | |

Note 1: The lower order byte of the 32-bit register resides at the low-order address.

2: The bit fields in the IOCON register must be written using single data byte SFR WRITE instructions.

| Addr. | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|------------------|----------|-------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 03 | C1CON | 31:24 | | TXBW | /S[3:0] | | ABAT | | REQOP[2:0] | |
| 02 | | 23:16 | | OPMOD[2:0] | | TXQEN | STEF | SERR2LOM | ESIGM | RTXAT |
| 01 | | 15:8 | — | _ | _ | BRSDIS | BUSY | WFT | [1:0] | WAKFIL |
| 0 ⁽¹⁾ | | 7:0 | — | PXEDIS | ISOCRCEN | | | DNCNT[4:0] | | |
| | C1NBTCFG | 31:24 | | | | BRF | P[7:0] | | | |
| | | 23:16 | | | | TSEC | G1[7:0] | | | |
| | | 15:8 | — | | | | TSEG2[6:0] | | | |
| 04 | | 7:0 | — | | | | SJW[6:0] | | | |
| | C1DBTCFG | 31:24 | | | | BRF | P [7:0] | | | |
| | | 23:16 | — | — | _ | | | TSEG1[4:0] | | |
| | | 15:8 | — | — | _ | — | | TSEG | 62[3:0] | |
| 08 | | 7:0 | — | _ | _ | — | | SJW | [3:0] | |
| | C1TDC | 31:24 | — | — | | — | — | — | EDGFLTEN | SID11EN |
| | | 23:16 | — | — | _ | — | — | - | TDCM | DD[1:0] |
| | | 15:8 | — | — | | | TDC | O[5:0] | | |
| 0C | | 7:0 | — | _ | | | TDC' | V[5:0] | | |
| | C1TBC | 31:24 | | | | - | 31:24] | | | |
| | | 23:16 | | | | - | 23:16] | | | |
| | | 15:8 | | | | TBC | [15:8] | | | |
| 10 | | 7:0 | | | | TBC | [7:0] | | | |
| | C1TSCON | 31:24 | — | | | — | — | — | — | |
| | | 23:16 | — | — | _ | — | — | TSRES | TSEOF | TBCEN |
| | | 15:8 | — | — | — | — | — | - | TBCPF | RE[9:8] |
| 14 | | 7:0 | | | | TBCP | RE[7:0] | | | |
| | C1VEC | 31:24 | — | | | | RXCODE[6:0] | | | |
| | | 23:16 | — | | | | TXCODE[6:0] | | | |
| | | 15:8 | — | _ | — | | | FILHIT[4:0] | | |
| 18 | | 7:0 | — | | | | ICODE[6:0] | | | |
| | C1INT | 31:24 | IVMIE | WAKIE | CERRIE | SERRIE | RXOVIE | TXATIE | SPICRCIE | ECCIE |
| | | 23:16 | — | — | _ | TEFIE | MODIE | TBCIE | RXIE | TXIE |
| | | 15:8 | IVMIF | WAKIF | CERRIF | SERRIF | RXOVIF | TXATIF | SPICRCIF | ECCIF |
| 1C | | 7:0 | — | _ | _ | TEFIF | MODIF | TBCIF | RXIF | TXIF |
| | C1RXIF | 31:24 | | | | | 31:24] | | | |
| | | 23:16 | | | | | 23:16] | | | |
| | | 15:8 | | | | RFIF | [15:8] | | | |
| 20 | | 7:0 | | | | RFIF[7:1] | | | | — |
| | C1TXIF | 31:24 | | | | | 31:24] | | | |
| | | 23:16 | | | | | 23:16] | | | |
| | | 15:8 | | | | | [15:8] | | | |
| 24 7:0 TFIF[7:0] | | | | | | | | | | |
| | C1RXOVIF | 31:24 | | | | | F[31:24] | | | |
| | | 23:16 | | | | | F[23:16] | | | |
| | | 15:8 | | | | | IF[15:8] | | | |
| 28 | | 7:0 | | | | RFOVIF[7:1] | | | | — |
| | C1TXATIF | 31:24 | | | | | [31:24] | | | |
| | | 23:16 | | | | | [23:16] | | | |
| | | 15:8 | | | | | F[15:8] | | | |
| 2C | | 7:0 | | | | TFAT | IF[7:0] | | | |

TABLE 4-2: CAN FD CONTROLLER MODULE REGISTER SUMMARY

Note 1: The lower order byte of the 32-bit register resides at the low-order address.

| Addr. | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | | |
|-------|-------------------------|-------------|-------------------|-------------------|-------------------|-------------------|--------------------|-------------------|------------------|------------------|--|--|
| | C1TXREQ | 31:24 | | | | | 2[31:24] | - | | | | |
| | | 23:16 | | | | TXREC | 2[23:16] | | | | | |
| | | 15:8 | | | | TXRE | Q[15:8] | | | | | |
| 30 | | 7:0 | | | | TXRE | Q[7:0] | | | | | |
| | C1TREC | 31:24 | — | — | - | — | — | — | — | — | | |
| | | 23:16 | — | — | TXBO | TXBP | RXBP | TXWARN | RXWARN | EWARN | | |
| | | 15:8 | | | | TEC | [7:0] | | | | | |
| 34 | | 7:0 | | | | | [7:0] | | | | | |
| | C1BDIAG0 | 31:24 | | | | | CNT[7:0] | | | | | |
| | | 23:16 | | | | | CNT[7:0] | | | | | |
| | | 15:8 | | | | | CNT[7:0] | | | | | |
| 38 | | 7:0 | | | | | CNT[7:0] | | | | | |
| | C1BDIAG1 | 31:24 | DLCMM | ESI | DCRCERR | | DFORMERR | — | DBIT1ERR | DBIT0ERR | | |
| | | 23:16 | TXBOERR | — | NCRCERR | NSTUFERR | NFORMERR | NACKERR | NBIT1ERR | NBIT0ERR | | |
| | | 15:8 | | | | | CNT[15:8] | | | | | |
| 3C | | 7:0 | | | | EFMSG | CNT[7:0] | | | | | |
| | C1TEFCON | 31:24 | — | — | - | | 1 | FSIZE[4:0] | | | | |
| | | 23:16 | — | _ | - | — | _ | — | _ | — | | |
| | | 15:8 | _ | _ | - | _ | _ | FRESET | — | UINC | | |
| 40 | | 7:0 | — | — | TEFTSEN | — | TEFOVIE | TEFFIE | TEFHIE | TEFNEIE | | |
| | C1TEFSTA | 31:24 | _ | _ | _ | _ | _ | _ | _ | _ | | |
| | | 23:16 | _ | | _ | _ | _ | _ | _ | _ | | |
| | | 15:8 | _ | | _ | _ | - | - | - | - | | |
| 44 | | 7:0 | TEFUA[31:24] | | | | | | | | | |
| | C1TEFUA | 31:24 | | | | | | | | | | |
| | | 23:16 | | | | | A[23:16] | | | | | |
| 40 | | 15:8 7:0 | | | | | A[15:8] IA[7:0] | | | | | |
| 48 | Reserved ⁽²⁾ | 31:24 | | | | | ed[31:24] | | | | | |
| | Reserved | 23:16 | | | | | ed[23:16] | | | | | |
| | | 15:8 | | | | | ed[15:8] | | | | | |
| 4C | | 7:0 | | | | | /ed[7:0] | | | | | |
| 40 | C1TXQCON | 31:24 | | PLSIZE[2:0] | | | red[r.0] | FSIZE[4:0] | | | | |
| | OTIXQUUN | 23:16 | _ | TXA | [1:0] | | | TXPRI[4:0] | | | | |
| | | 15:8 | | _ | | _ | _ | FRESET | TXREQ | UINC | | |
| 50 | | 7:0 | TXEN | | _ | TXATIE | _ | TXQEIE | _ | TXQNIE | | |
| | C1TXQSTA | 31:24 | _ | _ | _ | _ | _ | _ | _ | _ | | |
| | | 23:16 | _ | | _ | _ | _ | | _ | _ | | |
| | | 15:8 | _ | _ | _ | | | TXQCI[4:0] | | | | |
| 54 | | 7:0 | TXABT | TXLARB | TXERR | TXATIF | — | TXQEIF | _ | TXQNIF | | |
| | C1TXQUA | 31:24 | | | | TXQUA | A[31:24] | | | | | |
| | | 23:16 | | | | TXQUA | A[23:16] | | | | | |
| | | 15:8 | | | | TXQU | A[15:8] | | | | | |
| 58 | | 7:0 | | | | TXQL | JA[7:0] | | | | | |

 TABLE 4-2:
 CAN FD CONTROLLER MODULE REGISTER SUMMARY (CONTINUED)

Note 1: The lower order byte of the 32-bit register resides at the low-order address.

| Addr. | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-------|-------------|-------|-------------------|--------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| | C1FIFOCON1 | 31:24 | | PLSIZE[2:0] | | | | FSIZE[4:0] | | |
| | | 23:16 | — | TXAT | [1:0] | | | TXPRI[4:0] | | |
| | | 15:8 | — | — | — | — | — | FRESET | TXREQ | UINC |
| 5C | | 7:0 | TXEN | RTREN | RXTSEN | TXATIE | RXOVIE | TFERFFIE | TFHRFHIE | TFNRFNI |
| | C1FIFOSTA1 | 31:24 | — | — | — | _ | — | — | — | — |
| | | 23:16 | — | — | — | — | — | — | — | — |
| | | 15:8 | — | — | _ | | | FIFOCI[4:0] | | |
| 60 | | 7:0 | TXABT | TXLARB | TXERR | TXATIF | RXOVIF | TFERFFIF | TFHRFHIF | TFNRFNI |
| | C1FIFOUA1 | 31:24 | | | | FIFOU | 4[31:24] | | | |
| | | 23:16 | | | | FIFOU | 4[23:16] | | | |
| | | 15:8 | | | | FIFOU | A[15:8] | | | |
| 64 | | 7:0 | | | | FIFOL | JA[7:0] | | | |
| 68 | C1FIFOCON2 | 31:0 | | | | same as C1 | IFIFOCON1 | | | |
| 6C | C1FIFOSTA2 | 31:0 | | | | same as C | | | | |
| 70 | C1FIFOUA2 | 31:0 | | same as C1FIFOUA1 | | | | | | |
| 74 | C1FIFOCON3 | 31:0 | | same as C1FIFOCON1 | | | | | | |
| 78 | C1FIFOSTA3 | 31:0 | | same as C1FIFOSTA1 | | | | | | |
| 7C | C1FIFOUA3 | 31:0 | | same as C1FIFOUA1 | | | | | | |
| 80 | C1FIFOCON4 | 31:0 | | same as C1FIFOCON1 | | | | | | |
| 84 | C1FIFOSTA4 | 31:0 | | same as C1FIFOSTA1 | | | | | | |
| 88 | C1FIFOUA4 | 31:0 | | same as C1FIFOUA1 | | | | | | |
| 8C | C1FIFOCON5 | 31:0 | | same as C1FIFOCON1 | | | | | | |
| 90 | C1FIFOSTA5 | 31:0 | | same as C1FIFOSTA1 | | | | | | |
| 94 | C1FIFOUA5 | 31:0 | | same as C1FIFOUA1 | | | | | | |
| 98 | C1FIFOCON6 | 31:0 | | same as C1FIFOCON1 | | | | | | |
| 9C | C1FIFOSTA6 | 31:0 | | same as C1FIFOSTA1 | | | | | | |
| A0 | C1FIFOUA6 | 31:0 | | same as CTFIFOSTAT | | | | | | |
| A4 | C1FIFOCON7 | 31:0 | | | | same as C1 | IFIFOCON1 | | | |
| A8 | C1FIFOSTA7 | 31:0 | | | | | 1FIFOSTA1 | | | |
| AC | C1FIFOUA7 | 31:0 | | | | same as C | | | | |
| B0 | C1FIFOCON8 | 31:0 | | | | same as C1 | | | | |
| B4 | C1FIFOSTA8 | 31:0 | | | | same as C | 1FIFOSTA1 | | | |
| B8 | C1FIFOUA8 | 31:0 | | | | same as C | 1FIFOUA1 | | | |
| BC | C1FIFOCON9 | 31:0 | | | | same as C1 | IFIFOCON1 | | | |
| C0 | C1FIFOSTA9 | 31:0 | | | | same as C | 1FIFOSTA1 | | | |
| C4 | C1FIFOUA9 | 31:0 | | | | same as C | 1FIFOUA1 | | | |
| C8 | C1FIFOCON10 | 31:0 | | | | same as C1 | 1FIFOCON1 | | | |
| CC | C1FIFOSTA10 | 31:0 | | | | same as C | 1FIFOSTA1 | | | |
| D0 | C1FIFOUA10 | 31:0 | | | | same as C | 1FIFOUA1 | | | |
| D4 | C1FIFOCON11 | 31:0 | | | | same as C1 | IFIFOCON1 | | | |
| D8 | C1FIFOSTA11 | 31:0 | | | | same as C | 1FIFOSTA1 | | | |
| DC | C1FIFOUA11 | 31:0 | | | | same as C | 1FIFOUA1 | | | |
| E0 | C1FIFOCON12 | 31:0 | | | | same as C1 | IFIFOCON1 | | | |
| E4 | C1FIFOSTA12 | 31:0 | | | | same as C | 1FIFOSTA1 | | | |
| E8 | C1FIFOUA12 | 31:0 | | | | same as C | 1FIFOUA1 | | | |
| EC | C1FIFOCON13 | 31:0 | | | | same as C1 | IFIFOCON1 | | | |
| F0 | C1FIFOSTA13 | 31:0 | | | | same as C | 1FIFOSTA1 | | | |
| F4 | C1FIFOUA13 | 31:0 | | | | same as C | 1FIFOUA1 | | | |
| F8 | C1FIFOCON14 | 31:0 | | | | same as C1 | IFIFOCON1 | | | |
| FC | C1FIFOSTA14 | 31:0 | | | | same as C | 1FIFOSTA1 | | | |
| 100 | C1FIFOUA14 | 31:0 | | | | same as C | 1FIFOUA1 | | | |

TABLE 4-2: CAN FD CONTROLLER MODULE REGISTER SUMMARY (CONTINUED)

Note 1: The lower order byte of the 32-bit register resides at the low-order address.

| Addr. | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|------------|-------------|------|-------------------|--------------------------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 104 | C1FIFOCON15 | 31:0 | | | 1 | same as C | IFIFOCON1 | 1 | | <u></u> |
| 108 | C1FIFOSTA15 | 31:0 | | | | same as C | 1FIFOSTA1 | | | |
| 10C | C1FIFOUA15 | 31:0 | | | | same as C | 1FIFOUA1 | | | |
| 110 | C1FIFOCON16 | 31:0 | | | | | IFIFOCON1 | | | |
| 114 | C1FIFOSTA16 | 31:0 | | | | same as C | 1FIFOSTA1 | | | |
| 118 | C1FIFOUA16 | 31:0 | | | | same as C | 1FIFOUA1 | | | |
| 11C | C1FIFOCON17 | 31:0 | | | | | IFIFOCON1 | | | |
| 120 | C1FIFOSTA17 | 31:0 | | | | same as C | 1FIFOSTA1 | | | |
| 124 | C1FIFOUA17 | 31:0 | | | | same as C | 1FIFOUA1 | | | |
| 128 | C1FIFOCON18 | 31:0 | | same as C1FIFOCON1 | | | | | | |
| 12C | C1FIFOSTA18 | 31:0 | | same as C1FIFOSTA1 | | | | | | |
| 130 | C1FIFOUA18 | 31:0 | | same as C1FIFOUA1 | | | | | | |
| 134 | C1FIFOCON19 | 31:0 | | same as C1FIFOCON1 | | | | | | |
| 138 | C1FIFOSTA19 | 31:0 | | same as C1FIFOSTA1 | | | | | | |
| 13C | C1FIFOUA19 | 31:0 | | same as CTFIFOUA1 | | | | | | |
| 140 | C1FIFOCON20 | 31:0 | | same as C1FIFOUA1 same as C1FIFOCON1 | | | | | | |
| 144 | C1FIFOSTA20 | 31:0 | | | | - | 1FIFOSTA1 | | | |
| 148 | C1FIFOUA20 | 31:0 | | | | | IFIFOUA1 | | | |
| 140 14C | C1FIFOCON21 | 31:0 | | | | | IFIFOCON1 | | | |
| 140 | C1FIFOSTA21 | 31:0 | | | | | 1FIFOSTA1 | | | |
| 150 | C1FIFOUA21 | 31:0 | | | | | | | | |
| 154 | C1FIFOCON22 | 31:0 | | | | | IFIFOUA1 | | | |
| | | | | | | - | | | | |
| 15C | C1FIFOSTA22 | 31:0 | | same as C1FIFOSTA1 same as C1FIFOUA1 | | | | | | |
| 160 | C1FIFOUA22 | 31:0 | | same as C1FIFOUA1 same as C1FIFOCON1 | | | | | | |
| 164 | C1FIFOCON23 | 31:0 | | | | | | | | |
| 168 | C1FIFOSTA23 | 31:0 | | same as C1FIFOSTA1 | | | | | | |
| 16C | C1FIFOUA23 | 31:0 | | same as C1FIFOUA1 | | | | | | |
| 170 | C1FIFOCON24 | 31:0 | | | | | IFIFOCON1 | | | |
| 174 | C1FIFOSTA24 | 31:0 | | | | | 1FIFOSTA1 | | | |
| 178 | C1FIFOUA24 | 31:0 | | | | | IFIFOUA1 | | | |
| 17C | C1FIFOCON25 | 31:0 | | | | | IFIFOCON1 | | | |
| 180 | C1FIFOSTA25 | 31:0 | | | | | 1FIFOSTA1 | | | |
| 184 | C1FIFOUA25 | 31:0 | | | | | 1FIFOUA1 | | | |
| 188 | C1FIFOCON26 | 31:0 | | | | - | IFIFOCON1 | | | |
| 18C | C1FIFOSTA26 | 31:0 | | | | | 1FIFOSTA1 | | | |
| 190 | C1FIFOUA26 | 31:0 | | | | | 1FIFOUA1 | | | |
| 194 | C1FIFOCON27 | 31:0 | | | | - | IFIFOCON1 | | | |
| 198 | C1FIFOSTA27 | 31:0 | | | | same as C | 1FIFOSTA1 | | | |
| 19C | C1FIFOUA27 | 31:0 | | | | | 1FIFOUA1 | | | |
| 1A0 | C1FIFOCON28 | 31:0 | | | | same as C | IFIFOCON1 | | | |
| 1A4 | C1FIFOSTA28 | 31:0 | | same as C1FIFOSTA1 | | | | | | |
| 1A8 | C1FIFOUA28 | 31:0 | | | | same as C | 1FIFOUA1 | | | |
| 1AC | C1FIFOCON29 | 31:0 | | | | same as C | IFIFOCON1 | | | |
| 1B0 | C1FIFOSTA29 | 31:0 | | | | same as C | 1FIFOSTA1 | | | |
| 1B4 | C1FIFOUA29 | 31:0 | | | | same as C | 1FIFOUA1 | | | |
| 1B8 | C1FIFOCON30 | 31:0 | | | | same as C | IFIFOCON1 | | | |
| 1BC | C1FIFOSTA30 | 31:0 | | | | same as C | 1FIFOSTA1 | | | |
| 1C0 | C1FIFOUA30 | 31:0 | | | | same as C | 1FIFOUA1 | | | |
| 1C4 | C1FIFOCON31 | 31:0 | | | | same as C | 1FIFOCON1 | | | |
| 1C8 | C1FIFOSTA31 | 31:0 | | | | same as C | 1FIFOSTA1 | | | |
| 1CC | C1FIFOUA31 | 31:0 | | | | same as C | 1FIFOUA1 | | | |

Note 1: The lower order byte of the 32-bit register resides at the low-order address.

| Addr. | Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|------------|----------------------|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| | C1FLTCON0 | 31:24 | FLTEN3 | | — | | | F3BP[4:0] | | |
| | | 23:16 | FLTEN2 | — | - | | | F2BP[4:0] | | |
| | | 15:8 | FLTEN1 | _ | - | | | F1BP[4:0] | | |
| 1D0 | | 7:0 | FLTEN0 | _ | _ | | | F0BP[4:0] | | |
| | C1FLTCON1 | 31:24 | FLTEN7 | _ | - | | | F7BP[4:0] | | |
| | | 23:16 | FLTEN6 | _ | _ | | | F6BP[4:0] | | |
| | | 15:8 | FLTEN5 | _ | _ | | | F5BP[4:0] | | |
| 1D4 | | 7:0 | FLTEN4 | _ | - | | | F4BP[4:0] | | |
| | C1FLTCON2 | 31:24 | FLTEN11 | _ | - | | | F11BP[4:0] | | |
| | | 23:16 | FLTEN10 | _ | _ | | | F10BP[4:0] | | |
| | | 15:8 | FLTEN9 | _ | _ | | | F9BP[4:0] | | |
| 1D8 | | 7:0 | FLTEN8 | _ | _ | | | F8BP[4:0] | | |
| | C1FLTCON3 | 31:24 | FLTEN15 | _ | _ | | | F15BP[4:0] | | |
| | | 23:16 | FLTEN14 | _ | _ | | | F14BP[4:0] | | |
| | | 15:8 | FLTEN13 | _ | _ | | | F13BP[4:0] | | |
| 1DC | | 7:0 | FLTEN12 | _ | _ | | | F12BP[4:0] | | |
| | C1FLTCON4 | 31:24 | FLTEN19 | _ | _ | | | F19BP[4:0] | | |
| | | 23:16 | FLTEN18 | | _ | | | F18BP[4:0] | | |
| | | 15:8 | FLTEN17 | | _ | | | F17BP[4:0] | | |
| 1E0 | | 7:0 | FLTEN16 | | _ | | | F16BP[4:0] | | |
| | C1FLTCON5 | 31:24 | FLTEN23 | | _ | | | F23BP[4:0] | | |
| | | 23:16 | FLTEN22 | | _ | | | F22BP[4:0] | | |
| | | 15:8 | FLTEN21 | | | | | F21BP[4:0] | | |
| 1E4 | | 7:0 | FLTEN20 | | | | | F20BP[4:0] | | |
| | C1FLTCON6 | 31:24 | FLTEN27 | | | | | F27BP[4:0] | | |
| | | 23:16 | FLTEN26 | | | | | F26BP[4:0] | | |
| | | 15:8 | FLTEN25 | | | | | F25BP[4:0] | | |
| 1E8 | | 7:0 | FLTEN24 | | | | | F24BP[4:0] | | |
| 1L0 | C1FLTCON7 | 31:24 | FLTEN31 | | _ | | | F31BP[4:0] | | |
| | | 23:16 | FLTEN30 | | | | | F30BP[4:0] | | |
| | | 15:8 | FLTEN29 | | | | | F29BP[4:0] | | |
| 1EC | | 7:0 | FLTEN28 | | | | | F28BP[4:0] | | |
| IEC | C1FLTOBJ0 | 31:24 | | | | | | | | |
| | CIFLIOBJU | 23:16 | — | EXIDE | SID11 | | 12:5] | EID[17:6] | | |
| | | 15:8 | | | | EID[| 12.0] | | 010[40.0] | |
| 450 | | | | | EID[4:0] | | [7.0] | | SID[10:8] | |
| 1F0 | | 7:0 | | | | SID | [7:0] | | | |
| | C1MASK0 | 31:24 | _ | MIDE | MSID11 | | 10.51 | MEID[17:6] | | |
| | | 23:16 | | | | MEID | [12:5] | 1 | MOID[40:0] | |
| 454 | | 15:8 | | | MEID[4:0] | MOI | 217.01 | | MSID[10:8] | |
| 1F4 | | 7:0 | | | | | D[7:0] | | | |
| 1F8 | C1FLTOBJ1 | 31:0 | | | | | 1FLTOBJ0 | | | |
| 1FC | C1MASK1 | 31:0 | | | | | C1MASK0 | | | |
| 200 | C1FLTOBJ2 | 31:0 31:0 | | | | | 1FLTOBJ0 | | | |
| 204 | C1MASK2 C1FLTOBJ3 | 31:0 | | | | | C1MASK0 | | | |
| 208 20C | C1FLTOBJ3 C1MASK3 | 31:0 31:0 | | | | | C1MASK0 | | | |
| 200 | C1MASK3 | 31:0 | | | | | TFLTOBJ0 | | | |
| 210 | C1FL10BJ4 | 31:0 | | | | | C1MASK0 | | | |
| 214 | C1FLTOBJ5 | 31:0 | | | | | TFLTOBJ0 | | | |
| 210 21C | C1MASK5 | 31:0 | | | | | C1MASK0 | | | |
| - 10 | | | | bit register re | | | | | | |

TABLE 4-2: CAN FD CONTROLLER MODULE REGISTER SUMMARY (CONTINUED)

Note 1: The lower order byte of the 32-bit register resides at the low-order address.

| 224 C 228 C 220 C 230 C 234 C 238 C 238 C 238 C 230 C 234 C 238 C 230 C 238 C 240 C1 244 C 250 C1 254 C 255 C1 266 C1 267 C 268 C1 270 C1 274 C 270 C1 274 C 276 C 280 C1 284 C 288 C1 290 C1 294 C 292 C 294 C | C1FLTOBJ6 C1MASK6 C1FLTOBJ7 C1MASK7 C1FLTOBJ8 C1FLTOBJ8 C1MASK8 C1FLTOBJ9 C1MASK9 C1FLTOBJ9 C1MASK10 C1MASK11 C1MASK11 C1MASK12 C1MASK12 C1MASK13 C1MASK13 C1MASK13 C1MASK13 C1MASK13 | 31:0 31:0 | | | | same as same as C same as C same as C same as C same as C same as C same as C | C1MASK0 | | | | | | | | |
|--|--|--|---|--------------------------------------|-------------------|--|--|--|-------------------|---|--|--|--|--|--|
| 228 C 22C C 230 C 234 C 238 C 238 C 238 C 230 C1 240 C1 244 C 248 C1 244 C 250 C1 254 C 255 C1 266 C1 266 C1 270 C1 274 C 270 C1 274 C 270 C1 274 C 270 C1 274 C 280 C1 284 C 288 C1 290 C1 294 C 29C C 240 C | C1FLTOBJ7 C1MASK7 C1FLTOBJ8 C1MASK8 C1FLTOBJ9 C1MASK9 C1FLTOBJ10 C1MASK10 C1MASK11 C1MASK11 C1MASK12 C1MASK12 C1MASK13 C1MASK13 C1MASK14 | 31:0 31:0 31:0 31:0 31:0 31:0 31:0 31:0 | | | | same as C same as same as C same as same as C same as same as C | C1FLTOBJ0 C1MASK0 C1FLTOBJ0 C1MASK0 C1FLTOBJ0 C1MASK0 | | | | | | | | |
| 22C C 230 C 234 C 238 C 232 C 232 C 234 C 232 C 240 C1 244 C 248 C1 244 C 250 C1 254 C 258 C1 256 C1 266 C1 266 C1 267 C 270 C1 274 C 277 C1 278 C1 276 C 280 C1 284 C 288 C1 284 C 290 C1 294 C 295 C 294 C 295 C | C1MASK7 C1FLTOBJ8 C1MASK8 C1FLTOBJ9 C1MASK9 C1FLTOBJ10 C1MASK10 C1MASK11 C1MASK11 C1MASK12 C1MASK12 C1MASK13 C1MASK13 C1MASK14 | 31:0 31:0 31:0 31:0 31:0 31:0 31:0 31:0 31:0 31:0 31:0 31:0 31:0 31:0 31:0 31:0 31:0 31:0 31:0 | | | | same as same as (same as same as (same as same as (| C1MASK0 C1FLTOBJ0 C1MASK0 C1FLTOBJ0 C1MASK0 | | | | | | | | |
| 230 C 234 C 238 C 236 C 237 C 238 C 230 C 240 C1 244 C 248 C1 244 C 250 C1 254 C 258 C1 256 C 260 C1 264 C 268 C1 270 C1 274 C 270 C1 274 C 276 C1 276 C1 276 C1 284 C 288 C1 284 C 290 C1 294 C 292 C 240 C1 | C1FLTOBJ8 C1MASK8 C1FLTOBJ9 C1MASK9 ITFLTOBJ10 C1MASK10 C1MASK11 C1MASK11 C1MASK11 C1MASK12 C1MASK13 C1MASK13 C1MASK14 | 31:0 31:0 31:0 31:0 31:0 31:0 31:0 31:0 | | | | same as C same as same as C same as same as C | C1FLTOBJ0 C1MASK0 C1FLTOBJ0 C1MASK0 | | | | | | | | |
| 234 C 238 C 232C C 234 C 240 C1 244 C 248 C1 244 C 248 C1 242 C 250 C1 254 C 255 C 260 C1 264 C 266 C1 270 C1 274 C 276 C1 277 C1 278 C1 278 C1 284 C 284 C 290 C1 294 C 298 C1 292 C 293 C1 294 C 290 C1 | C1MASK8 C1FLTOBJ9 C1MASK9 C1MASK9 C1MASK10 C1MASK10 C1MASK11 C1MASK11 C1MASK12 C1MASK13 C1MASK13 C1MASK14 | 31:0 31:0 31:0 31:0 31:0 31:0 31:0 31:0 31:0 31:0 31:0 31:0 31:0 31:0 31:0 31:0 31:0 | | | | same as same as C same as same as C | C1MASK0 C1FLTOBJ0 C1MASK0 | | | | | | | | |
| 238 C 23C C 240 C1 244 C 248 C1 244 C 248 C1 242 C 250 C1 254 C 258 C1 256 C1 260 C1 264 C 268 C1 270 C1 274 C 277 C1 278 C1 278 C1 284 C 284 C 290 C1 294 C 298 C1 29C C 2A0 C1 | C1FLTOBJ9 C1MASK9 C1FLTOBJ10 C1MASK10 C1FLTOBJ11 C1MASK11 C1MASK11 C1MASK12 C1MASK13 C1MASK13 C1MASK14 | 31:0 31:0 31:0 31:0 31:0 31:0 31:0 31:0 | | | | same as C same as same as C | C1FLTOBJ0 C1MASK0 | | | | | | | | |
| 23C C 240 C1 244 C 248 C1 242 C 250 C1 254 C 255 C1 256 C1 256 C1 260 C1 264 C 268 C1 270 C1 274 C 276 C1 278 C1 276 C 284 C 284 C 284 C 290 C1 294 C 298 C1 294 C 295 C 240 C1 | C1MASK9 C1FLTOBJ10 C1MASK10 C1FLTOBJ11 C1MASK11 C1MASK12 C1MASK12 C1MASK13 C1MASK13 C1MASK14 | 31:0 31:0 31:0 31:0 31:0 31:0 31:0 31:0 31:0 31:0 31:0 | | | | same as | C1MASK0 | | | | | | | | |
| 2440 C1 2444 C 2448 C1 2442 C 250 C1 250 C1 254 C 258 C1 256 C1 260 C1 264 C 268 C1 266 C1 270 C1 274 C 278 C1 284 C 288 C1 284 C 288 C1 284 C 290 C1 294 C 298 C1 294 C 294 C 2240 C1 | CIFLTOBJ10 CIMASK10 CIFLTOBJ11 CIMASK11 CIFLTOBJ12 CIMASK12 CIMASK13 CIMASK13 CIFLTOBJ14 CIMASK14 | 31:0 31:0 31:0 31:0 31:0 31:0 31:0 31:0 | | | | same as C | | | same as C1FLTOBJ0 | | | | | | |
| 244 C 248 C1 24C CC 250 C1 254 CC 258 C1 25C C 260 C1 264 C 266 C1 264 C 267 C1 270 C1 274 C 277 C1 278 C1 284 C 288 C1 284 C 290 C1 294 C 298 C1 294 C 29C C 240 C1 | C1MASK10 C1FLTOBJ11 C1MASK11 C1FLTOBJ12 C1MASK12 C1FLTOBJ13 C1MASK13 C1FLTOBJ14 C1MASK14 | 31:0 31:0 31:0 31:0 31:0 31:0 31:0 | | | | | same as C1MASK0 | | | | | | | | |
| 248 C1 24C CC 250 C1 254 CC 258 C1 25C C 260 C1 264 C 268 C1 264 C 268 C1 270 C1 274 C 270 C1 274 C 276 C1 284 C 284 C 284 C 290 C1 294 C 298 C1 292 C 293 C1 294 C 294 C 294 C 294 C 294 C 294 C | C1MASK11 C1MASK11 C1MASK12 C1MASK12 C1MASK12 C1MASK13 C1MASK14 C1MASK14 | 31:0 31:0 31:0 31:0 31:0 | | | | same as C1FLTOBJ0 | | | | | | | | | |
| 24C C 250 C1 254 C 258 C1 25C C 260 C1 264 C 268 C1 264 C 267 C1 270 C1 274 C 278 C1 278 C1 280 C1 284 C 288 C1 284 C 290 C1 294 C 292 C 293 C1 294 C 29C C 240 C1 | C1MASK11 C1FLTOBJ12 C1MASK12 C1FLTOBJ13 C1MASK13 C1FLTOBJ14 C1MASK14 | 31:0 31:0 31:0 31:0 | | | same as C1MASK0 | | | | | | | | | | |
| 250 C1 254 C 258 C1 25C C 260 C1 264 C 268 C1 264 C 268 C1 267 C1 270 C1 274 C 278 C1 270 C 280 C1 284 C 288 C1 290 C1 294 C 29C C 29C C 240 C1 | C1FLTOBJ12 C1MASK12 C1FLTOBJ13 C1MASK13 C1FLTOBJ14 C1MASK14 | 31:0 31:0 31:0 | | | same as C1FLTOBJ0 | | | | | | | | | | |
| 254 C 258 C1 25C C 260 C1 264 C 268 C1 264 C 267 C1 270 C1 274 C 278 C1 278 C1 280 C1 284 C 288 C1 288 C1 290 C1 294 C 292 C 293 C1 294 C 29C C 240 C1 | C1MASK12 C1FLTOBJ13 C1MASK13 C1FLTOBJ14 C1MASK14 | 31:0 31:0 | | same as C1MASK0 | | | | | | | | | | | |
| 258 C1 25C C 260 C1 264 C 268 C1 260 C1 268 C1 260 C1 260 C1 260 C1 270 C1 274 C 278 C1 270 C1 280 C1 284 C 290 C1 294 C 298 C1 292 C 294 C 29C C 2A0 C1 | C1FLTOBJ13 C1MASK13 C1FLTOBJ14 C1MASK14 | 31:0 | | same as C1FLTOBJ0 | | | | | | | | | | | |
| 25C C 260 C1 264 C 268 C1 26C C 270 C1 274 C 278 C1 278 C1 278 C1 280 C1 284 C 288 C1 284 C 290 C1 294 C 298 C1 29C C 2A0 C1 | C1MASK13 C1FLTOBJ14 C1MASK14 | | 1 | same as C1MASK0 | | | | | | | | | | | |
| 260 C1 264 C 268 C1 26C C 270 C1 274 C 278 C1 276 C1 278 C1 278 C1 280 C1 284 C 288 C1 280 C1 290 C1 294 C 298 C1 292 C 293 C1 294 C 292 C 240 C1 | C1FLTOBJ14 C1MASK14 | 31:0 | | same as C1FLTOBJ0 | | | | | | | | | | | |
| 264 C 268 C1 26C C 270 C1 274 C 278 C1 277 C 280 C1 284 C 288 C1 284 C 290 C1 294 C 298 C1 292 C 293 C1 294 C 290 C1 290 C1 290 C1 290 C1 290 C1 290 C1 | C1MASK14 | | | same as C1MASK0 | | | | | | | | | | | |
| 268 C1 26C C 270 C1 274 C 278 C1 270 C 280 C1 284 C 288 C1 288 C1 290 C1 294 C 298 C1 292 C 293 C1 294 C 295 C 240 C1 | | 31:0 | | same as C1FLTOBJ0 | | | | | | | | | | | |
| 26C C 270 C1 274 C 278 C1 270 C 280 C1 284 C 288 C1 280 C1 284 C 290 C1 294 C 298 C1 292 C 293 C1 294 C 295 C 296 C 297 C 298 C1 290 C1 | | 31:0 | | | | same as | C1MASK0 | | | | | | | | |
| 270 C1 274 C 278 C1 277 C 280 C1 284 C 288 C1 280 C1 284 C 290 C1 294 C 298 C1 294 C 295 C1 296 C1 297 C 290 C1 | 1FLTOBJ15 | 31:0 | | | | same as C | C1FLTOBJ0 | | | - | | | | | |
| 274 C 278 C1 27C C 280 C1 284 C 288 C1 280 C1 284 C 290 C1 294 C 295 C1 296 C 240 C1 | C1MASK15 | 31:0 | | | | same as | C1MASK0 | | | | | | | | |
| 278 C1 27C C 280 C1 284 C 288 C1 288 C1 290 C1 294 C 298 C1 298 C1 292 C 298 C1 29C C 2A0 C1 | 1FLTOBJ16 | 31:0 | | same as C1FLTOBJ0 | | | | | | | | | | | |
| 27C C 280 C1 284 C 288 C1 288 C1 280 C1 290 C1 294 C 298 C1 292 C 293 C1 29C C 2A0 C1 | C1MASK16 | 31:0 | | | | same as | C1MASK0 | | | | | | | | |
| 280 C1 284 C 288 C1 280 C1 290 C1 294 C 298 C1 294 C 295 C1 296 C1 297 C1 298 C1 298 C1 298 C1 | 1FLTOBJ17 | 31:0 | | | | same as C | C1FLTOBJ0 | | | | | | | | |
| 280 C1 284 C 288 C1 28C C 290 C1 294 C 298 C1 294 C 295 C1 296 C1 297 C 298 C1 290 C1 | C1MASK17 | 31:0 | | | | same as | C1MASK0 | | | | | | | | |
| 288 C1 28C C 290 C1 294 C 298 C1 298 C1 298 C1 290 C1 298 C1 290 C1 290 C1 | 1FLTOBJ18 | 31:0 | | same as C1FLTOBJ0 | | | | | | | | | | | |
| 28C C 290 C1 294 C 298 C1 29C C 2A0 C1 | C1MASK18 | 31:0 | | same as C1MASK0 | | | | | | | | | | | |
| 290 C1 294 C 298 C1 29C C 2A0 C1 | 1FLTOBJ19 | 31:0 | | same as C1FLTOBJ0 | | | | | | | | | | | |
| 294 C 298 C1 29C C 2A0 C1 | C1MASK19 | 31:0 | | same as C1MASK0 | | | | | | | | | | | |
| 298 C1 29C C 2A0 C1 | 1FLTOBJ20 | 31:0 | | same as CTMASK0 same as C1FLTOBJ0 | | | | | | | | | | | |
| 298 C1 29C C 2A0 C1 | C1MASK20 | 31:0 | | | | | C1MASK0 | | | | | | | | |
| 2A0 C1 | 1FLTOBJ21 | 31:0 | | | | | 1FLTOBJ0 | | | | | | | | |
| 2A0 C1 | C1MASK21 | 31:0 | | | | | C1MASK0 | | | | | | | | |
| | 1FLTOBJ22 | 31:0 | | | | | C1FLTOBJ0 | | | - | | | | | |
| | C1MASK22 | 31:0 | | | | same as | C1MASK0 | | | | | | | | |
| 2A8 C1 | 1FLTOBJ23 | 31:0 | | | | | C1FLTOBJ0 | | | | | | | | |
| | C1MASK23 | 31:0 | | | | | C1MASK0 | | | | | | | | |
| | 1FLTOBJ24 | 31:0 | | | | | C1FLTOBJ0 | | | - | | | | | |
| | C1MASK24 | 31:0 | | | | | C1MASK0 | | | | | | | | |
| | 1FLTOBJ25 | 31:0 | | | | | C1FLTOBJ0 | | | | | | | | |
| | C1MASK25 | 31:0 | | | | | C1MASK0 | | | | | | | | |
| | 1FLTOBJ26 | 31:0 | | | | | C1FLTOBJ0 | | | | | | | | |
| | C1MASK26 | 31:0 | | | | | C1MASK0 | | | | | | | | |
| | 1FLTOBJ27 | 31:0 | | | | | C1FLTOBJ0 | | | | | | | | |
| | C1MASK27 | 31:0 | | | | | | | | | | | | | |
| | 1FLTOBJ28 | 31:0 | | same as C1MASK0 same as C1FLTOBJ0 | | | | | | | | | | | |
| | C1MASK28 | 31:0 | | | | | C1MASK0 | | | | | | | | |
| | 1FLTOBJ29 | 31:0 | | | | | CTRIASRO CIFLTOBJO | | | | | | | | |
| | | 31:0 | | | | | C1MASK0 | | | | | | | | |
| | CIMASKOO | | | | | | CTMASKU CIFLTOBJO | | | | | | | | |
| | C1MASK29 | 31:0 | | | | | | | | | | | | | |
| | 1FLTOBJ30 | 31:0 | | | | | C1MASK0 | | | | | | | | |
| 2E8 C1 2EC C | | 31:0 31:0 | | | | same as C | same as C1FLTOBJ0 | | | | | | | | |

| TABLE 4-2: CA | AN FD CONTROLLER MODULE REGISTER SUMMARY (| CONTINUED) | |
|---------------|--|------------|--|
|---------------|--|------------|--|

Note 1: The lower order byte of the 32-bit register resides at the low-order address.

4.1 MCP251863 Specific Registers

- Register 4-1: OSC
- Register 4-2: IOCON
- Register 4-3: CRC
- Register 4-4: ECCCON
- Register 4-5: ECCSTAT
- Register 4-6: DEVID

TABLE 4-3: REGISTER LEGEND

| Symbol | Description | Symbol | Description |
|--------|--------------------------------|--------|--------------------------|
| R | Readable bit | HC | Cleared by Hardware only |
| W | Writable bit | HS | Set by Hardware only |
| U | Unimplemented bit, read as '0' | 1 | Bit is set at Reset |
| S | Settable bit | 0 | Bit is cleared at Reset |
| С | Clearable bit | x | Bit is unknown at Reset |

EXAMPLE 4-1:

R/W - 0 indicates the bit is both readable and writable, and reads '0' after a Reset.

| REGISTER 4 | -1. 030 - | WICF 25100 | 5 USCILLAI | | | | |
|------------------|--|--|------------------------|----------------------|-------------------------------------|----------------|----------------------|
| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| _ | _ | _ | _ | _ | — | | — |
| bit 31 | | | | | 1 | | bit 24 |
| | | | | | | | |
| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| _ | _ | _ | _ | | _ | | _ |
| bit 23 | | | | | | | bit 16 |
| | | | | | | | |
| U-0 | U-0 | U-0 | R-0 | U-0 | R-0 | U-0 | R-0 |
| | _ | _ | SCLKRDY | | OSCRDY | — | PLLRDY |
| bit 15 | | | | | 11 | | bit 8 |
| | | | | | | | |
| U-0 | R/W-1 | R/W-1 | R/W-0 | R/W-0 | HS/C-0 | U-0 | R/W-0 |
| _ | CLKO | DIV[1:0] | SCLKDIV ⁽¹⁾ | LPMEN ⁽³⁾ | OSCDIS ⁽²⁾ | | PLLEN ⁽¹⁾ |
| bit 7 | | | | | | | bit C |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimpler | mented bit, read | as '0' | |
| -n = Value at F | | '1' = Bit is se | | '0' = Bit is cle | | x = Bit is unl | known |
| bit 11 bit 10 | 1 = SCLKDIV 0 = SCLKDIV Unimplement OSCRDY: Clo 1 = Clock is r | [/] 0 ted: Read as bock Ready unning and st | | | | | |
| | 0 = Clock not | - | | | | | |
| bit 9 | Unimplemen | | ʻ0 ' | | | | |
| bit 8 | PLLRDY: PLL | • | | | | | |
| | 1 = PLL Lock | | | | | | |
| h:+ 7 | 0 = PLL not r | - | · · · | | | | |
| bit 7 bit 6-5 | | | | | | | |
| Dit 6-5 | CLKODIV[1:0 11 =CLKO is 10 =CLKO is 01 =CLKO is 00 =CLKO is | divided by 10 divided by 4 divided by 2 | ut Divisor | | | | |
| bit 4 | SCLKDIV: Sy | - | visor ⁽¹⁾ | | | | |
| | 1 = SCLK is (| | | | | | |
| | 0 = SCLK is o | | | | | | |
| 2: Cle | aring OSCDIS | while in Sleep | | -up the device | and put it back ects which Sleep | - | |

REGISTER 4-1: OSC – MCP251863 OSCILLATOR CONTROL REGISTER

 Setting LPMEN does not actually put the device in LPM. It selects which Sleep mode will be entered after requesting Sleep mode using CiCON.REQOP. In order to wake up on RXCAN activity, CiINT.WAKIE must be set.

REGISTER 4-1: OSC – MCP251863 OSCILLATOR CONTROL REGISTER (CONTINUED)

- bit 3 LPMEN: Low Power Mode (LPM) Enable⁽³⁾
 - 1 = When in LPM, the device will stop the clock and power down the majority of the chip. Register and RAM values will be lost. The device will wake-up due to asserting nCS, or due to RXCAN activity.
 0 = When in Sleep mode, the device will stop the clock, and retain it's register and RAM values. It will wake-up due to clearing the OSCDIS bit, or due to RXCAN activity.
- bit 2 OSCDIS: Clock (Oscillator) Disable⁽²⁾
 - 1 = Clock disabled, the device is in Sleep mode.
 - 0 = Enable Clock
- bit 1 Unimplemented: Read as '0'
- bit 0 PLLEN: PLL Enable⁽¹⁾
 - 1 = System Clock from 10x PLL
 - 0 = System Clock comes directly from XTAL oscillator
- Note 1: This bit can only be modified in Configuration mode.
 - 2: Clearing OSCDIS while in Sleep mode will wake-up the device and put it back in Configuration mode.
 - 3: Setting LPMEN does not actually put the device in LPM. It selects which Sleep mode will be entered after requesting Sleep mode using CiCON.REQOP. In order to wake up on RXCAN activity, CiINT.WAKIE must be set.

| U-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 | R/W-1 | R/W-1 |
|-----------------|---------------------------------|-----------------|-----------------|------------------|-----------------|----------------------|----------------------|
| _ | INTOD | SOF | TXCANOD | _ | _ | PM1 | PM0 |
| bit 31 | | • | | | • | | bit 24 |
| | | | | | | | |
| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-x | R/W-x |
| bit 23 | _ | _ | _ | — | _ | GPIO1 | GPIO0 bit 16 |
| DIL 23 | | | | | | | |
| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-x | R/W-x |
| _ | _ | _ | _ | _ | _ | LAT1 | LAT0 |
| bit 15 | | | | | | | bit 8 |
| U-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | R/W-1 | R/W-1 |
| 0-0 | XSTBYEN | 0-0 | 0-0 | 0-0 | 0-0 | TRIS1 ⁽¹⁾ | TRIS0 ⁽¹⁾ |
| bit 7 | ASTBIEN | | _ | | _ | | bit C |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimpler | mented bit, rea | ad as '0' | |
| -n = Value at F | POR | '1' = Bit is se | t | '0' = Bit is cle | ared | x = Bit is unkr | nown |
| | | | | | | | |
| bit 31 | Unimplement | | | | | | |
| bit 30 | INTOD: Interr | | Drain Mode | | | | |
| | 1 = Open Dra 0 = Push/Pull | | | | | | |
| bit 29 | SOF: Start-Of | • | | | | | |
| | 1 = SOF sign 0 = Clock on | | in | | | | |
| bit 28 | TXCANOD: ⊤ | XCAN Open I | Drain Mode | | | | |
| | 1 = Open Dra 0 = Push/Pull | | | | | | |
| bit 27-26 | Unimplement | • | ʻ∩' | | | | |
| bit 25 | PM1: GPIO P | | 0 | | | | |
| | 1 = Pin is use | | | | | | |
| | | | erted when CiIN | T.RXIF and R | XIE are set | | |
| bit 24 | PM0: GPIO P | | | | | | |
| | 1 = Pin is use 0 = Interrupt | | erted when CiIN | T.TXIF and TX | (IE are set | | |
| bit 23-18 | Unimplement | | | | | | |
| bit 17 | GPIO1: GPIO | | | | | | |
| | 1 = VGPIO1 > | | | | | | |
| bit 16 | 0 = VGPIO1 < GPIO0: GPIO | | | | | | |
| | 1 = VGPI00 > | | | | | | |
| | 0 = VGPI00 < | | | | | | |
| | | | | | | | |
| bit 15-10 | Unimplement | ted: Read as | ʻ0 ' | | | | |
| | Unimplement PMx = 0, TRISx v | | | he an output | | | |

REGISTER 4-2: IOCON – INPUT/OUTPUT CONTROL REGISTER

REGISTER 4-2: IOCON – INPUT/OUTPUT CONTROL REGISTER (CONTINUED)

| bit 9 | LAT1: GPIO1 Latch 1 = Drive Pin High 0 = Drive Pin Low |
|---------|---|
| bit 8 | LAT0: GPIO0 Latch 1 = Drive Pin High 0 = Drive Pin Low |
| bit 7 | Unimplemented: Read as '0' |
| bit 6 | XSTBYEN: Enable Transceiver Standby Pin Control 1 = XSTBY control enabled 0 = XSTBY control disabled |
| bit 5-2 | Unimplemented: Read as '0' |
| bit 1 | TRIS1: GPIO1 Data Direction ⁽¹⁾ 1 = Input Pin 0 = Output Pin |
| bit 0 | TRIS0: GPIO0 Data Direction ⁽¹⁾ 1 = Input Pin 0 = Output Pin |

Note 1: If PMx = 0, TRISx will be ignored and the pin will be an output.

2: The bit fields in the IOCON register must be written using single data byte SFR WRITE instructions.

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 |
|-----------------|-------------|------------------------------------|-----------------|------------------|-----------------|----------------|----------|
| _ | _ | — | _ | _ | _ | FERRIE | CRCERRIE |
| bit 31 | | | | | | | bit 24 |
| | | | | | | | |
| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | HS/C-0 | HS/C-0 |
| — | — | — | — | _ | — | FERRIF | CRCERRIF |
| bit 23 | | | | | | | bit 16 |
| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| | | | CRC[| 15:8] | | | |
| bit 15 | | | | | | | bit 8 |
| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| 11-0 | 11-0 | | CRC | | 11-0 | 11-0 | 11-0 |
| bit 7 | | | | - | | | bit 0 |
| Legend: | | | | | | | |
| R = Readable I | oit | W = Writable b | oit | U = Unimpler | mented bit, rea | ad as '0' | |
| -n = Value at P | OR | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unł | known |
| | | | | | | | |
| bit 31-26 | Unimplemen | nted: Read as '0 | , | | | | |
| bit 25 | FERRIE: CR | C Command Fo | rmat Error Inte | errupt Enable | | | |
| bit 24 | CRCERRIE: | CRC Error Inter | rupt Enable | | | | |
| bit 23-18 | Unimplemer | nted: Read as '0 | , | | | | |
| bit 17 | FERRIF: CR | C Command Fo | rmat Error Inte | errupt Flag | | | |
| | | of Bytes mismat CRC command f | | | mmand occur | red | |
| bit 16 | CRCERRIF: | CRC Error Inter | rupt Flag | | | | |
| | 1 = CRC mis | smatch occurred error has occur | | | | | |
| bit 15-0 | | Cycle Redundan | | n last CRC mis | match | | |
| | - | | | | | | |

REGISTER 4-3: CRC – CRC REGISTER

| REGISTER 4 | -4: ECCC | ON – ECC CC | | GISTER | | | |
|-------------------|------------|------------------|-------|------------------|------------------|----------------|--------|
| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| _ | — | — | _ | | — | _ | — |
| bit 31 | | | | • | | | bit 24 |
| | | | | | | | |
| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| | _ | | | | | <u> </u> | |
| bit 23 | | | | | | | bit 16 |
| | | | | | | | |
| U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | | | PARITY[6:0] | | | |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 |
| | _ | | | | DEDIE | SECIE | ECCEN |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable | bit | • | mented bit, read | d as '0' | |
| -n = Value at F | POR | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unk | nown |
| | | tada Daradara (c | | | | | |
| bit 31-15 | - | ted: Read as '0 | | | | | |
| bit 14-8 | | Parity bits use | - | to RAM when I | ECC is disabled | 3 | |
| bit 7-3 | Unimplemen | ted: Read as '0 |)' | | | | |

bit 2 **DEDIE:** Double Error Detection Interrupt Enable Flag

bit 1 SECIE: Single Error Detection Interrupt Enable Flag

bit 0 ECCEN: ECC Enable

1 = ECC enabled

0 = ECC disabled

| U-0 | U-0 | U-0 | U-0 | R-0 | R-0 | R-0 | R-0 |
|---------------|---------------|------------------|-----------------|------------------|-----------------|-----------------|--------|
| _ | — | — | — | | ERRAD | DR[11:8] | |
| bit 31 | | | | | | | bit 24 |
| | | | | | | | |
| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| | | | ERRAD | DR[7:0] | | | |
| bit 23 | | | | | | | bit 16 |
| | | | | | | | |
| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| | _ | | | _ | _ | — | _ |
| bit 15 | | • | | - | | | bit 8 |
| | | | | | | | |
| U-0 | U-0 | U-0 | U-0 | U-0 | HS/C-0 | HS/C-0 | U-0 |
| _ | — | _ | | — | DEDIF | SECIF | _ |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | e bit | W = Writable | bit | U = Unimple | mented bit, rea | d as '0' | |
| -n = Value at | POR | '1' = Bit is set | | '0' = Bit is cle | eared | x = Bit is unkr | Iown |
| | | | | | | | |
| bit 31-28 | Unimplement | ted: Read as 'o |)' | | | | |
| bit 27-16 | ERRADDR[11 | I:0]: Address w | here last ECC | cerror occurre | d | | |
| bit 15-3 | Unimplement | ted: Read as 'o |)' | | | | |
| bit 2 | DEDIF: Doubl | e Error Detecti | on Interrupt Fl | ag | | | |
| | 1 = Double E | rror was detect | ed | | | | |
| | 0 = No Doubl | e Error Detecti | on occurred | | | | |
| bit 1 | SECIF: Single | e Error Detectio | n Interrupt Fla | ıg | | | |
| | | | | | | | |

REGISTER 4-5: ECCSTAT – ECC STATUS REGISTER

0 = No Single Error occurredbit 0Unimplemented: Read as '0'

1 = Single Error was detected

REGISTER 4-6:

| bit 7-4 | ID[3:0]: Devid | | | | | | |
|-----------------|----------------|------------------|-----|------------------|-----------------|-----------------|--------|
| bit 31-8 | Unimplemen | ted: Read as '0 | , | | | | |
| -n = Value at F | POR | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unki | nown |
| R = Readable | bit | W = Writable I | oit | | mented bit, rea | id as '0' | |
| Legend: | | | | | | | |
| | | | | | | | |
| bit 7 | | | | 1 | | | bit 0 |
| | ID[; | 3:0] | | | RE | /[3:0] | |
| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| bit 15 | | | | | | | bit 8 |
| | — | — | — | — | — | _ | — |
| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| | | | | | | | |
| bit 23 | | | | | | | bit 16 |
| _ | | | | _ | _ | | _ |
| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| | | | | | | | Dit 24 |
| bit 31 | | | | | | | bit 24 |
| | | | | | | | |
| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |

bit 3-0 REV[3:0]: Silicon Revision

DEVID – DEVICE ID REGISTER

4.2 CAN FD Controller module Registers

Configuration Registers

- Register 4-7: CiCON
- Register 4-8: CiNBTCFG
- Register 4-9: CiDBTCFG
- Register 4-10: CiTDC
- Register 4-11: CiTBC
- Register 4-12: CiTSCON

Interrupt and Status Registers

- Register 4-13: CiVEC
- Register 4-14: CiINT
- Register 4-15: CiRXIF
- Register 4-16: CiRXOVIF
- Register 4-17: CiTXIF
- Register 4-18: CiTXATIF
- Register 4-19: CiTXREQ

Error and Diagnostic Registers

- Register 4-20: CiTREC
- Register 4-21: CiBDIAG0
- Register 4-22: CiBDIAG1

TABLE 4-4: REGISTER LEGEND

Fifo Control and Status Registers

- Register 4-23: CiTEFCON
- Register 4-24: CiTEFSTA
- Register 4-25: CiTEFUA
- Register 4-26: CiTXQCON
- Register 4-27: CiTXQSTA
- Register 4-28: CiTXQUA
- Register 4-29: CiFIFOCONm m = 1 to 31
- Register 4-30: CiFIFOSTAm m = 1 to 31
- Register 4-31: CiFIFOUAm m = 1 to 31

Filter Configuration and Control Registers

- Register 4-32: CiFLTCONm m = 0 to 7
- Register 4-33: CiFLTOBJm m = 0 to 31
- Register 4-34: CiMASKm m = 0 to 31

Note: The 'i' shown in the register identifier denotes CANi, for example, C1CON. The MCP251863 device contains one CAN FD Controller module.

| Sym | Description | Sym | Description |
|-----|--------------------------------|-----|--------------------------|
| R | Readable bit | HC | Cleared by Hardware only |
| W | Writable bit | HS | Set by Hardware only |
| U | Unimplemented bit, read as '0' | 1 | Bit is set at Reset |
| S | Settable bit | 0 | Bit is cleared at Reset |
| С | Clearable bit | x | Bit is unknown at Reset |

EXAMPLE 4-2:

R/W - 0 indicates the bit is both readable and writable, and reads '0' after a Reset.

REGISTER 4-7: CiCON – CAN CONTROL REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-1 | R/W-0 | R/W-0 |
|--------------------------------|-----------------------|---|----------------------|---------------------|-------------------|----------------------|-----------------------|
| | TXBW | S[3:0] | | ABAT | | REQOP[2:0] | |
| bit 31 | | | | | | | bit 24 |
| R-1 | R-0 | R-0 | R/W-1 | R/W-1 | R/W-0 | R/W-0 | R/W-0 |
| | OPMOD[2:0] | | TXQEN ⁽¹⁾ | STEF ⁽¹⁾ | SERR2LOM (1) | ESIGM ⁽¹⁾ | RTXAT ⁽¹⁾ |
| bit 23 | | | | | | | bit 10 |
| U-0 | U-0 | U-0 | R/W-0 | R-0 | R/W-1 | R/W-1 | R/W-1 |
| _ | — | — | BRSDIS | BUSY | WFT | [1:0] | WAKFIL ⁽¹⁾ |
| bit 15 | • | | | | | | bit 8 |
| U-0 | R/W-1 | R/W-1 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| — | PXEDIS ⁽¹⁾ | ISOCRCEN (1) | | | DNCNT[4:0] | | |
| bit 7 | | | | | | | bit (|
| Lanandı | | | | | | | |
| Legend: R = Readable | hit | W = Writable I | nit | II = I Inimple | emented bit, read | 1 as '0' | |
| -n = Value at F | | '1' = Bit is set | JIL | '0' = Bit is cle | | x = Bit is unk | nown |
| bit 31-28 | | Transmit Band n two consecut elay | | | tion bit times) | | |

bit 27 **ABAT**: Abort All Pending Transmissions bit 1 = Signal all transmit FIFOs to abort transmission

- 0 = Module will clear this bit when all transmissions were aborted
- Note 1: These bits can only be modified in Configuration mode.
 - 2: In Sleep mode, the OPMOD bits indicate Configuration mode (OPMOD = 100) and OSC. OSCDIS will read as '1'. The application software should use these bit fields as a handshake indication for the Sleep mode request.

| REGISTE | R 4-7: CICON – CAN CONTROL REGISTER (CONTINUED) |
|-----------|---|
| bit 26-24 | REQOP[2:0] : Request Operation Mode bits 000 = Set Normal CAN FD mode; supports mixing of CAN FD and Classic CAN 2.0 frames 001 = Set Sleep mode 010 = Set Internal Loopback mode 011 = Set Listen Only mode 100 = Set Configuration mode 101 = Set External Loopback mode 110 = Set Normal CAN 2.0 mode; possible error frames on CAN FD frames 111 = Set Restricted Operation mode |
| bit 23-21 | OPMOD[2:0] : Operation Mode Status bits ⁽²⁾ 000 = Module is in Normal CAN FD mode; supports mixing of CAN FD and Classic CAN 2.0 frames 001 = Module is in Sleep mode 010 = Module is in Internal Loopback mode 011 = Module is in Listen Only mode 100 = Module is in Configuration mode 101 = Module is in External Loopback mode 110 = Module is Normal CAN 2.0 mode; possible error frames on CAN FD frames 111 = Module is Restricted Operation mode |
| bit 20 | TXQEN : Enable Transmit Queue bit ⁽¹⁾ 1 = Enables TXQ and reserves space in RAM 0 = Do not reserve space in RAM for TXQ |
| bit 19 | STEF: Store in Transmit Event FIFO bit⁽¹⁾ 1 = Saves transmitted messages in TEF and reserves space in RAM 0 = Do not save transmitted messages in TEF |
| bit 18 | SERR2LOM : Transition to Listen Only Mode on System Error bit ⁽¹⁾ 1 = Transition to Listen Only Mode 0 = Transition to Restricted Operation Mode |
| bit 17 | ESIGM : Transmit ESI in Gateway Mode bit ⁽¹⁾ 1 = ESI is transmitted recessive when ESI of message is high or CAN FD Controller error passive 0 = ESI reflects error status of CAN FD Controller |
| bit 16 | RTXAT : Restrict Retransmission Attempts bit ⁽¹⁾ 1 = Restricted retransmission attempts, CiFIFOCONm.TXAT is used 0 = Unlimited number of retransmission attempts, CiFIFOCONm.TXAT will be ignored |
| bit 15-13 | Unimplemented: Read as '0' |
| bit 12 | BRSDIS : Bit Rate Switching Disable bit 1 = Bit Rate Switching is Disabled, regardless of BRS in the Transmit Message Object 0 = Bit Rate Switching depends on BRS in the Transmit Message Object |
| bit 11 | BUSY : CAN Module is Busy bit 1 = The CAN module is transmitting or receiving a message 0 = The CAN module is inactive |
| bit 10-9 | WFT[1:0]: Selectable Wake-up Filter Time bits 00 = T00FILTER 01 = T01FILTER 10 = T10FILTER 11 = T11FILTER |
| | Note: Please refer to Table 9-6. |
| bit 8 | WAKFIL: Enable CAN Bus Line Wake-up Filter bit ⁽¹⁾ 1 = Use CAN bus line filter for wake-up 0 = CAN bus line filter is not used for wake-up |
| Note 1: | These bits can only be modified in Configuration mode. |
| 2: | In Sleep mode, the OPMOD bits indicate Configuration mode (OPMOD = 100) and OSC. OSCDIS will read as '1'. The application software should use these bit fields as a handshake indication for the Sleep mode request. |

REGISTER 4-7: CICON – CAN CONTROL REGISTER (CONTINUED)

| bit 7 | Unimplemented: Read as '0' |
|---------|---|
| bit 6 | PXEDIS: Protocol Exception Event Detection Disabled bit⁽¹⁾ A recessive "res bit" following a recessive FDF bit is called a Protocol Exception. 1 = Protocol Exception is treated as a Form Error. 0 = If a Protocol Exception is detected, the CAN FD Controller module will enter Bus Integrating state. |
| bit 5 | ISOCRCEN: Enable ISO CRC in CAN FD Frames bit⁽¹⁾ 1 = Include Stuff Bit Count in CRC Field and use Non-Zero CRC Initialization Vector according to ISO 11898-1:2015 0 = Do NOT include Stuff Bit Count in CRC Field and use CRC Initialization Vector with all zeros |
| bit 4-0 | DNCNT[4:0] : Device Net Filter Bit Number bits 10011-11111 = Invalid Selection (compare up to 18-bits of data with EID) 10010 = Compare up to data byte 2 bit 6 with EID17 |
| | 00001 = Compare up to data byte 0 bit 7 with EID0 00000 = Do not compare data bytes |
| Note 1: | These bits can only be modified in Configuration mode. |
| 2: | In Sleep mode, the OPMOD bits indicate Configuration mode (OPMOD = 100) and OSC. OSCDIS will |

2: In Sleep mode, the OPMOD bits indicate Configuration mode (OPMOD = 100) and OSC. OSCDIS will read as '1'. The application software should use these bit fields as a handshake indication for the Sleep

mode request.

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|--|---|---|---|-----------------------------------|----------------|------------------------------|-------|
| | | | BRP | [7:0] | | | |
| bit 31 | | | | | | | bit 2 |
| | | | | | | | |
| R/W-0 | R/W-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-0 |
| 1.1.00 | | | TSEG | 1[7:0] | | | |
| bit 23 | | | | | | | bit 1 |
| U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| _ | | | | TSEG2[6:0] | | | |
| bit 15 | | | | | | | bit |
| U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| | | | | SJW[6:0] | | | |
| bit 7 | | | | | | | bit |
| | | | | | | | |
| Legend: | | | | | | | |
| | | | | | | | |
| • | e bit | W = Writable | bit | U = Unimplen | nented bit, re | ad as '0' | |
| R = Readable | | W = Writable '1' = Bit is set | | U = Unimplen '0' = Bit is clea | | ad as '0' x = Bit is unki | nown |
| R = Readable -n = Value at bit 31-24 | POR BRP[7:0]: Ba | '1' = Bit is set ud Rate Presca | aler bits | | | | nown |
| R = Readable -n = Value at | POR BRP[7:0]: Ba | ʻ1' = Bit is set | aler bits | | | | nown |
| R = Readable -n = Value at | POR BRP[7:0]: Ba | '1' = Bit is set ud Rate Presca = Tq = 256/Fsys | aler bits | | | | nown |
| R = Readable -n = Value at | POR BRP[7:0]: Ba 1111 1111 = 0000 0000 = TSEG1[7:0]: | '1' = Bit is set ud Rate Presca = TQ = 256/Fsys = TQ = 1/Fsys Time Segment | aler bits s 1 bits (Propag | | ared | x = Bit is unk | nown |
| R = Readable -n = Value at bit 31-24 | POR BRP[7:0]: Ba 1111 1111 = 0000 0000 = TSEG1[7:0]: | '1' = Bit is set ud Rate Presca = TQ = 256/Fsys = TQ = 1/Fsys | aler bits s 1 bits (Propag | ʻ0' = Bit is clea | ared | x = Bit is unk | nown |
| R = Readable -n = Value at bit 31-24 | POR BRP[7:0]: Ba 1111 1111 = 0000 0000 = TSEG1[7:0]: 1111 1111 = | '1' = Bit is set ud Rate Presca = TQ = 256/Fsys = TQ = 1/Fsys Time Segment = Length is 256 | aler bits s 1 bits (Propag x Tq | ʻ0' = Bit is clea | ared | x = Bit is unk | nown |
| R = Readable -n = Value at bit 31-24 | POR BRP[7:0]: Ba 1111 1111 = 0000 0000 = TSEG1[7:0]: 1111 1111 = 0000 0000 | '1' = Bit is set ud Rate Presca = $TQ = 256/Fsys$ = $TQ = 1/Fsys$ Time Segment = Length is 256 = Length is 1 x | aler bits s 1 bits (Propag x Tq Tq | ʻ0' = Bit is clea | ared | x = Bit is unk | nown |
| R = Readable -n = Value at bit 31-24 bit 23-16 | POR BRP[7:0]: Ba 1111 1111 = 0000 0000 = TSEG1[7:0]: 1111 1111 = 0000 0000 Unimplemen | '1' = Bit is set ud Rate Presca = TQ = 256/Fsys = TQ = 1/Fsys Time Segment = Length is 256 | aler bits s 1 bits (Propag x TQ TQ | '0' = Bit is clea | ared | x = Bit is unk | nown |
| R = Readable -n = Value at bit 31-24 bit 23-16 bit 15 | POR BRP[7:0]: Ba 1111 1111 = 0000 0000 = TSEG1[7:0]: 1111 1111 = 0000 0000 Unimplemen TSEG2[6:0]: | '1' = Bit is set ud Rate Presca = TQ = 256/Fsys = TQ = 1/Fsys Time Segment = Length is 256 = Length is 1 x ted : Read as '0 | aler bits s 1 bits (Propag x TQ TQ 2 bits (Phase | '0' = Bit is clea | ared | x = Bit is unk | nown |
| R = Readable -n = Value at bit 31-24 bit 23-16 bit 15 | POR BRP[7:0]: Ba 1111 1111 = 0000 0000 = TSEG1[7:0]: 1111 1111 = 0000 0000 Unimplemen TSEG2[6:0]: 111 1111 = | '1' = Bit is set ud Rate Presca = TQ = 256/Fsys = TQ = 1/Fsys Time Segment = Length is 256 = Length is 1 x ted: Read as '0 Time Segment Length is 128 x | aler bits s 1 bits (Propag x TQ TQ 2 bits (Phase x TQ | '0' = Bit is clea | ared | x = Bit is unk | nown |
| R = Readable -n = Value at bit 31-24 bit 23-16 bit 15 bit 14-8 | POR BRP[7:0]: Ba 1111 1111 = 0000 0000 = TSEG1[7:0]: 1111 1111 = 0000 0000 Unimplemen TSEG2[6:0]: 111 1111 = 000 0000 = | '1' = Bit is set ud Rate Presca = TQ = 256/Fsys = TQ = 1/Fsys Time Segment = Length is 256 = Length is 1 x ted: Read as '0 Time Segment Length is 128 x | aler bits s 1 bits (Propag x TQ TQ 2 bits (Phase x TQ | '0' = Bit is clea | ared | x = Bit is unk | nown |
| R = Readable -n = Value at bit 31-24 bit 23-16 bit 15 bit 14-8 bit 7 | POR BRP[7:0]: Ba 1111 1111 = 0000 0000 = TSEG1[7:0]: 1111 1111 = 0000 0000 Unimplemen TSEG2[6:0]: 111 1111 = 000 0000 = Unimplemen SJW[6:0]: Sy | '1' = Bit is set ud Rate Presca = TQ = 256/Fsys = TQ = 1/Fsys Time Segment = Length is 256 = Length is 1 x ted: Read as '0 Time Segment Length is 1 x To ted: Read as '0 nchronization J | aler bits s 1 bits (Propag x TQ TQ)' 2 bits (Phase x TQ x TQ 2) | '0' = Bit is clea | ared | x = Bit is unk | nown |
| R = Readable -n = Value at bit 31-24 bit 23-16 bit 15 | POR BRP[7:0]: Ba 1111 1111 = 0000 0000 = TSEG1[7:0]: 1111 1111 = 0000 0000 Unimplemen TSEG2[6:0]: 111 1111 = 000 0000 = Unimplemen SJW[6:0]: Sy 111 1111 = | '1' = Bit is set ud Rate Presca = TQ = 256/Fsys = TQ = 1/Fsys Time Segment = Length is 256 = Length is 1 x ted: Read as '0 Time Segment Length is 1 x To ted: Read as '0 | aler bits s 1 bits (Propag x TQ TQ 2 bits (Phase x TQ 2 bits (Phase x TQ a) ² | '0' = Bit is clea | ared | x = Bit is unk | nown |

REGISTER 4-8: CINBTCFG – NOMINAL BIT TIME CONFIGURATION REGISTER

REGISTER 4-9: CIDBTCFG – DATA BIT TIME CONFIGURATION REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|--|--|--|--|---|-------------------------|----------------------------|---------|
| | | | BRP | [7:0] | | | |
| bit 31 | | | | | | | bit 2 |
| U-0 | U-0 | U-0 | R/W-0 | R/W-1 | R/W-1 | R/W-1 | R/W-0 |
| 0-0 | 0-0 | 0-0 | R/W-U | r/vv-i | TSEG1[4:0] | R/VV-1 | R/W-U |
| bit 23 | | | | | 19601[4.0] | | bit 1 |
| | | | | | | | |
| U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-1 | R/W-1 |
| — | _ | — | _ | | TSEC | 62[3:0] | |
| bit 15 | | | | | | | bit |
| U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-1 | R/W-1 |
| | | _ | | | | /[3:0] | 14/00-1 |
| bit 7 | | | | | | .[] | bit |
| | | | | | | | |
| R = Readabl | | W = Writable '1' = Bit is set | | U = Unimpler '0' = Bit is cle | nented bit, rea ared | d as '0' x = Bit is unk | nown |
| Legend: R = Readabl -n = Value at bit 31-24 | POR | '1' = Bit is set | t | - | | | nown |
| R = Readabl | 1 POR BRP[7:0]: Ba | | t aler bits | - | | | nown |
| R = Readabl -n = Value at | 1 POR BRP[7:0]: Ba | '1' = Bit is set ud Rate Presc = TQ = 256/Fsy | t aler bits | - | | | nown |
| R = Readabl -n = Value at | BRP[7:0]: Ba 1111 1111 = 0000 0000 = | '1' = Bit is set ud Rate Presc = TQ = 256/Fsy | t aler bits ⁄s | - | | | nown |
| R = Readabl -n = Value at bit 31-24 | BRP[7:0]: Ba 1111 1111 = 0000 0000 = Unimplemen TSEG1[4:0]: | ʻ1' = Bit is set ud Rate Presc = Tℚ = 256/Fsy = Tℚ = 1/Fsys ted: Read as ʻ | t aler bits ′s 0' : 1 bits (Propag | - | ared | x = Bit is unk | nown |
| R = Readabl -n = Value at bit 31-24 bit 23-21 | BRP[7:0]: Ba 1111 1111 = 0000 0000 = Unimplemen TSEG1[4:0]: 1 1111 = Let | '1' = Bit is set ud Rate Presc = TQ = 256/Fsy = TQ = 1/Fsys ted : Read as ' Time Segment ngth is 32 x TQ | t aler bits ′s 0' : 1 bits (Propag | ʻ0' = Bit is cle | ared | x = Bit is unk | nown |
| R = Readabl -n = Value at bit 31-24 bit 23-21 | BRP[7:0]: Ba 1111 1111 = 0000 0000 = Unimplemen TSEG1[4:0]: 1 1111 = Lei 0 0000 = Lei | '1' = Bit is set ud Rate Presc = Τα = 256/Fsy = Τα = 1/Fsys ted: Read as ' Time Segment ngth is 32 x Τα ngth is 1 x Τα | t aler bits /s 0' 1 bits (Propag | ʻ0' = Bit is cle | ared | x = Bit is unk | nown |
| R = Readabl -n = Value at bit 31-24 bit 23-21 bit 20-16 | BRP[7:0]: Ba 1111 1111 = 0000 0000 = Unimplemen TSEG1[4:0]: 1 1111 = Let 0 0000 = Let Unimplemen TSEG2[3:0]: | '1' = Bit is set ud Rate Presc = $TQ = 256/Fsy$ = $TQ = 1/Fsys$ ted: Read as ' Time Segment ngth is 32 x TQ ngth is 1 x TQ ted: Read as ' Time Segment | t aler bits /s 0' 1 bits (Propag | '0' = Bit is cle | ared | x = Bit is unk | nown |
| R = Readabl -n = Value at bit 31-24 bit 23-21 bit 20-16 bit 15-12 | BRP[7:0]: Ba 1111 1111 = 0000 0000 = Unimplemen TSEG1[4:0]: 1 1111 = Let 0 0000 = Let Unimplemen | '1' = Bit is set ud Rate Presc = $TQ = 256/Fsy$ = $TQ = 1/Fsys$ ted: Read as ' Time Segment ngth is 32 x TQ ngth is 1 x TQ ted: Read as ' Time Segment | t aler bits /s 0' 1 bits (Propag) 0' | '0' = Bit is cle | ared | x = Bit is unk | nown |
| R = Readabl -n = Value at bit 31-24 bit 23-21 bit 20-16 bit 15-12 | BRP[7:0]: Ba 1111 1111 = 0000 0000 = Unimplemen TSEG1[4:0]: 1 1111 = Lei 0 0000 = Lei Unimplemen TSEG2[3:0]: 1111 = Lengt | '1' = Bit is set ud Rate Presc = $TQ = 256/Fsy$ = $TQ = 1/Fsys$ ted: Read as ' Time Segment ngth is 1 x TQ ngth is 1 x TQ ted: Read as ' Time Segment th is 16 x TQ | t aler bits /s 0' 1 bits (Propag) 0' | '0' = Bit is cle | ared | x = Bit is unk | nown |
| R = Readabl -n = Value at bit 31-24 bit 23-21 bit 20-16 bit 15-12 | BRP[7:0]: Ba 1111 1111 = 0000 0000 = Unimplemen TSEG1[4:0]: 1 1111 = Lei 0 0000 = Lei Unimplemen TSEG2[3:0]: 1111 = Leigt 0000 = Leigt | '1' = Bit is set ud Rate Presc = $TQ = 256/Fsy$ = $TQ = 1/Fsys$ ted: Read as ' Time Segment ngth is 1 x TQ ngth is 1 x TQ ted: Read as ' Time Segment th is 16 x TQ | aler bits /s 0' 1 bits (Propag 0' 2 bits (Phase 5 | '0' = Bit is cle | ared | x = Bit is unk | nown |
| R = Readabl -n = Value at bit 31-24 bit 23-21 bit 20-16 bit 15-12 bit 11-8 | BRP[7:0]: Ba 1111 1111 = 0000 0000 = Unimplemen TSEG1[4:0]: 1 1111 = Len 0 0000 = Len Unimplemen TSEG2[3:0]: 1111 = Lengt 0000 = Lengt Unimplemen | '1' = Bit is set ud Rate Presc = TQ = 256/Fsy = TQ = 1/Fsys ted: Read as ' Time Segment ngth is 1 x TQ ted: Read as ' Time Segment th is 16 x TQ th is 1 x TQ ted: Read as ' nchronization | aler bits /s 0' 1 bits (Propag 0' 2 bits (Phase 5 | '0' = Bit is cle ation Segment Segment 2) | ared | x = Bit is unk | nown |

Note 1: This register can only be modified in Configuration mode.

| | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | |
|--|---|--|--|--|---|---|------------|--|
| — | — | — | _ | - | — | EDGFLTEN | SID11EN | |
| pit 31 | | | | | | | bit 24 | |
| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-1 | R/W-0 | |
| _ | | _ | _ | _ | _ | TDCMO | | |
| oit 23 | | | | | | | bit 1 | |
| U-0 | R/W-0 | R/W-0 | R/W-1 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | |
| _ | _ | | | TDC | O[5:0] | | | |
| bit 15 | | | | | | | bit 8 | |
| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | |
| — | _ | | | TDC | V[5:0] | | | |
| bit 7 | | | | | | | bit (| |
| Legend: | | | | | | | | |
| R = Readable | e bit | W = Writable | bit | U = Unimple | mented bit, rea | ad as '0' | | |
| -n = Value at | | '1' = Bit is set | | '0' = Bit is cle | | x = Bit is unkne | own | |
| | | | | | | | | |
| bit 31-26 | Unimplemen | ted: Read as ' | o' | | | | | |
| bit 25 | EDGFLTEN : Enable Edge Filtering during Bus Integration state bit 1 = Edge Filtering enabled, according to ISO 11898-1:2015 | | | | | | | |
| | 1 = Edge Filt | | | | | | | |
| bit 24 | 1 = Edge Filt 0 = Edge Filt SID11EN : En 1 = RRS is u | ering enabled, ering disabled able 12-Bit SID sed as SID11 i | according to Is in CAN FD Bann CAN FD bas | SO 11898-1:20 ase Format Me e format mess |)15 essages bit ages: SID[11:(| 0] = {SID[10:0], S | ID11} | |
| bit 24 | 1 = Edge Filt 0 = Edge Filt SID11EN : En 1 = RRS is u 0 = Do not us | ering enabled, ering disabled able 12-Bit SID sed as SID11 i se RRS; SID[10 | according to 1) in CAN FD Bas n CAN FD bas 0:0] according | SO 11898-1:20 ase Format Me e format mess |)15 essages bit ages: SID[11:(| 0] = {SID[10:0], S | ID11} | |
| - | 1 = Edge Filt 0 = Edge Filt SID11EN : En 1 = RRS is u 0 = Do not us Unimplemen TDCMOD[1: 10-11 = Au | ering enabled, ering disabled able 12-Bit SID sed as SID11 i se RRS; SID[10 ted: Read as '0]: Transmitter I to; measure de Do not measure | according to 18 o in CAN FD Ba n CAN FD bas 0:0] according o' Delay Comper elay and add T | SO 11898-1:20 ase Format Me e format mess to ISO 11898- sation Mode b DCO. | 915 essages bit ages: SID[11:(1:2015 its; Secondary | 0] = {SID[10:0], S v Sample Point (S | | |
| bit 24 bit 23-18 | 1 = Edge Filt 0 = Edge Filt SID11EN : En 1 = RRS is u 0 = Do not us Unimplemen TDCMOD[1: 10-11 = Au 01 = Manual; 00 = TDC Dis | ering enabled, ering disabled able 12-Bit SID sed as SID11 i se RRS; SID[10 ted: Read as '0]: Transmitter I to; measure de Do not measure | according to 1 0 in CAN FD Ba n CAN FD bas 0:0] according 0' Delay Comper elay and add T re, use TDCV | SO 11898-1:20 ase Format Me e format mess to ISO 11898- sation Mode b DCO. | 915 essages bit ages: SID[11:(1:2015 its; Secondary | | - | |
| bit 24 bit 23-18 bit 17-16 | 1 = Edge Filt 0 = Edge Filt SID11EN: En 1 = RRS is u 0 = Do not us Unimplemen TDCMOD[1:0 10-11 = Au 01 = Manual; 00 = TDC Dis Unimplemen Reserved: Al TDC0[5:0]: T Two's complet | ering enabled, ering disabled able 12-Bit SID sed as SID11 in se RRS; SID[10 ted: Read as '0 0]: Transmitter I to; measure de Do not measure abled ted: Read as '0 ways write to 0 ransmitter Dela | according to 18 o in CAN FD Ba n CAN FD bas D:0] according Delay Comper elay and add T re, use TDCV D' ay Compensat in be positive o | SO 11898-1:20 ase Format Me e format mess to ISO 11898- sation Mode b DCO. + TDCO from r | 915 essages bit ages: SID[11:0 1:2015 its; Secondary register Secondary Sa | | SSP) 2) | |
| bit 24 bit 23-18 bit 17-16 bit 15 bit 14 | 1 = Edge Filt 0 = Edge Filt SID11EN: En 1 = RRS is u 0 = Do not us Unimplemen TDCMOD[1:0 10-11 = Au 01 = Manual; 00 = TDC Dis Unimplemen Reserved: Al TDC0[5:0]: T Two's complet | ering enabled, ering disabled able 12-Bit SID sed as SID11 i se RRS; SID[10 ted: Read as '0]: Transmitter I to; measure de Do not measure sabled ted: Read as '0 ways write to 0 ransmitter Dela ment; offset ca 53 x TSYSCLK | according to 18 o in CAN FD Ba n CAN FD bas D:0] according Delay Comper elay and add T re, use TDCV D' ay Compensat in be positive o | SO 11898-1:20 ase Format Me e format mess to ISO 11898- sation Mode b DCO. + TDCO from r | 915 essages bit ages: SID[11:0 1:2015 its; Secondary register Secondary Sa | v Sample Point (S ample Point (SSF | SSP) | |
| bit 24 bit 23-18 bit 17-16 bit 15 bit 14 bit 13-8 | 1 = Edge Filt 0 = Edge Filt SID11EN: En 1 = RRS is u 0 = Do not us Unimplemen TDCMOD[1:0 10-11 = Au 01 = Manual; 00 = TDC Dis Unimplemen Reserved: Al TDCO[5:0]: T Two's complet 11 1111 = 6 00 0000 = 0 | ering enabled, ering disabled able 12-Bit SID sed as SID11 i se RRS; SID[10 ted: Read as '0]: Transmitter I to; measure de Do not measure sabled ted: Read as '0 ways write to 0 ransmitter Dela ment; offset ca 53 x TSYSCLK | according to 18 o in CAN FD Ba n CAN FD bas 0:0] according 0' Delay Compere elay and add T re, use TDCV 0' ay Compensat in be positive o | SO 11898-1:20 ase Format Me e format mess to ISO 11898- sation Mode b DCO. + TDCO from r | 915 essages bit ages: SID[11:0 1:2015 its; Secondary register Secondary Sa | v Sample Point (S ample Point (SSF | SSP) | |
| bit 24 bit 23-18 bit 17-16 bit 15 bit 14 | 1 = Edge Filt 0 = Edge Filt SID11EN: En 1 = RRS is u 0 = Do not us Unimplemen TDCMOD[1:0 10-11 = Au 01 = Manual; 00 = TDC Dis Unimplemen Reserved: Al TDCO[5:0]: T Two's complet 11 1111 = 6 00 0000 = 0 Unimplemen TDCV[5:0]: T | ering enabled, ering disabled able 12-Bit SID sed as SID11 in se RRS; SID[10 ted: Read as '0]: Transmitter I to; measure de Do not measure abled ted: Read as '0 ways write to 0 Transmitter Dela ement; offset ca 53 x TSYSCLK x TSYSCLK ted: Read as '0 | according to 18 o in CAN FD Ba n CAN FD bas D:0] according Delay Comper elay and add T re, use TDCV D' ay Compensat in be positive o | SO 11898-1:20 ase Format Me e format mess to ISO 11898- sation Mode b DCO. + TDCO from r fon Offset bits; or zero, therefo | 915 essages bit ages: SID[11:0 1:2015 its; Secondary register Secondary Sa ore, bit 14 mus | v Sample Point (S ample Point (SSF | SSP) | |

| REGISTER 4-10: | CITDC – TRANSMITTER DELAY COMPENSATION REGISTER |
|----------------|--|
|----------------|--|

Note 1: This register can only be modified in Configuration mode.

REGISTER 4-11: CITBC – TIME BASE COUNTER REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | |
|-------------------|-------|------------------|-------|---------------------------|-------|--------------------|--------|--|
| | | | | 31:24] | | | | |
| bit 31 | | | 100[| 01.21] | | | bit 24 | |
| | | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | |
| | | | TBC[| 23:16] | | | | |
| bit 23 | | | | | | | bit 16 | |
| | | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | |
| | | | TBC | [15:8] | | | | |
| bit 15 | | | | | | | bit 8 | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | |
| | | | TBC | C[7:0] | | | | |
| bit 7 | | | | | | | bit (| |
| Legend: | | | | | | | | |
| R = Readable | bit | W = Writable bit | | U = Unimplemented bit, re | | ead as '0' | | |
| -n = Value at POR | | '1' = Bit is set | | '0' = Bit is cleared | | x = Bit is unknown | | |

bit 31-0 **TBC[31:0]**: Time Base Counter bits

This is a free running timer that increments every TBCPRE clocks when TBCEN is set

Note 1: The TBC will be stopped and reset when TBCEN = 0.

2: The TBC prescaler count will be reset on any write to CiTBC (CiTSCON.TBCPRE will be unaffected).

| 4-12: CiTSC | | | | | | | | |
|--|---|---|---|---|--|---|--|--|
| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | |
| _ | — | — | _ | _ | _ | _ | | |
| · | | | | | • | bit 24 | | |
| | | | | | | | | |
| U-0 | U-0 | U-0 | U-0 | | | R/W-0 | | |
| _ | _ | | _ | ISRES | TSEOF | TBCEN | | |
| | | | | | | bit 16 | | |
| U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | | |
| _ | | — | _ | _ | TBCP | RE[9:8] | | |
| | | | | | | bit 8 | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
| 10,00 0 | 10000 | | | 10000 | 10000 | 1010 0 | | |
| | | | [] | | | bit (| | |
| | | | | | | | | |
| | | | | | | | | |
| e bit | W = Writable I | oit | U = Unimple | mented bit, rea | d as '0' | | | |
| POR | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unk | nown | | |
| Unimplemen | ted: Read as '0 | 3 | | | | | | |
| - | | | ılv) | | | | | |
| 1 = at sample | point of the bit | | | | | | | |
| - | - | | | | | | | |
| TSEOF : Time Stamp EOF bit | | | | | | | | |
| | | | | | | | | |
| | | - | | | | | | |
| | | | OF | | | | | |
| | | | | | | | | |
| 5 TBCEN : Time Base Counter Enable bit | | | | | | | | |
| | | | | | | | | |
| 1 = Enable T | BC | | | | | | | |
| 1 = Enable T 0 = Stop and | BC reset TBC | , | | | | | | |
| 1 = Enable T 0 = Stop and Unimplemen | BC I reset TBC ted : Read as '0 | | er bits | | | | | |
| 1 = Enable T 0 = Stop and Unimplemen TBCPRE[9:0 | BC reset TBC | ounter Prescal | | | | | | |
| 1 = Enable T 0 = Stop and Unimplemen TBCPRE[9:0 1023 = TBC i | BC I reset TBC ted : Read as '0]: Time Base Co | ounter Prescal ry 1024 clocks | | | | | | |
| | U-0 U-0 U-0 U-0 R/W-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U | U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 Image: Stamp lege bit is set Image: Stamp rest bit (1 = at sample point of the bit 0 = at sample point of SOF TSEOF: Time Stamp EOF bit 1 = Time Stamp when frame - RX no error until last b - TX no error until last b - TX no error until last b - TX no error until the error 0 = Time Stamp at "beginnin" - Classical Frame: at sar | U-0U-0U-0U-0U-0U-0U-0U-0U-0U-0U-0U-0U-0U-0U-0Image: Second Secon | U-0U-0U-0U-0U-0U-0U-0U-0U-0U-0U-0 <t< td=""><td>U-0U-0U-0U-0U-0$-$U-0U-0U-0U-0R/W-0$-$U-0U-0U-0U-0U-0$-$<!--</td--><td>U-0 U-0 U-0 U-0 U-0 U-0 $-$ U-0 U-0 U-0 U-0 R/W-0 R/W-0 $-$ U-0 U-0 U-0 U-0 R/W-0 R/W-0 $-$ W-0 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 POR 1'1 = Bit is set '0' = Bit is cleared x = Bit is unk Unimplemented: Read as '0' TSRES: Time Stamp res bit (FD Frames only) 1 = at sample point of the bit following the FDF bit. $0 =$ at sample point of SOF TSEOF: Time Stamp to following the FDF bit. $0 =$ at sample point of SOF TSEOF: Time Stamp EOF bit 1 = Time Stamp when frame is taken valid: $-$ RX no error until the end of EOF $-$ TX no error until the end of EOF $0 =$ Time Stamp at "beginning" of Frame: $-$ Classical Frame: at sample point of SOF</td></td></t<> | U-0U-0U-0U-0U-0 $ -$ U-0U-0U-0U-0R/W-0 $ -$ U-0U-0U-0U-0U-0 $ -$ </td <td>U-0 U-0 U-0 U-0 U-0 U-0 $-$ U-0 U-0 U-0 U-0 R/W-0 R/W-0 $-$ U-0 U-0 U-0 U-0 R/W-0 R/W-0 $-$ W-0 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 POR 1'1 = Bit is set '0' = Bit is cleared x = Bit is unk Unimplemented: Read as '0' TSRES: Time Stamp res bit (FD Frames only) 1 = at sample point of the bit following the FDF bit. $0 =$ at sample point of SOF TSEOF: Time Stamp to following the FDF bit. $0 =$ at sample point of SOF TSEOF: Time Stamp EOF bit 1 = Time Stamp when frame is taken valid: $-$ RX no error until the end of EOF $-$ TX no error until the end of EOF $0 =$ Time Stamp at "beginning" of Frame: $-$ Classical Frame: at sample point of SOF</td> | U-0 U-0 U-0 U-0 U-0 U-0 $ -$ U-0 U-0 U-0 U-0 R/W-0 R/W-0 $ -$ U-0 U-0 U-0 U-0 R/W-0 R/W-0 $ -$ W-0 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 POR 1'1 = Bit is set '0' = Bit is cleared x = Bit is unk Unimplemented: Read as '0' TSRES: Time Stamp res bit (FD Frames only) 1 = at sample point of the bit following the FDF bit. $0 =$ at sample point of SOF TSEOF: Time Stamp to following the FDF bit. $0 =$ at sample point of SOF TSEOF: Time Stamp EOF bit 1 = Time Stamp when frame is taken valid: $-$ RX no error until the end of EOF $-$ TX no error until the end of EOF $0 =$ Time Stamp at "beginning" of Frame: $-$ Classical Frame: at sample point of SOF | | |

REGISTER 4-13: CiVEC – INTERRUPT CODE REGISTER

| U-0 | R-1 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | | | | |
|--------------|--|--------------------------------------|-----------------|----------------------------------|----------------------------|-----------------|--------|--|--|--|--|
| _ | | | | RXCODE[6:0] ⁽¹ |) | | | | | | |
| bit 31 | | | | | | | bit 24 | | | | |
| | | | | | | . | | | | | |
| U-0 | R-1 | R-0 | R-0 | R-0 TXCODE[6:0] ⁽¹ | R-0 | R-0 | R-0 | | | | |
| bit 23 | | | | | , | | bit 16 | | | | |
| 511 25 | | | | | | | Dit 10 | | | | |
| U-0 | U-0 | U-0 | R-0 | R-0 | R-0 | R-0 | R-0 | | | | |
| _ | _ | _ | | | FILHIT[4:0] ⁽¹⁾ | | | | | | |
| bit 15 | | | | | | | bit 8 | | | | |
| | | | | | | | | | | | |
| U-0 | R-1 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | | | | |
| — | | | | ICODE[6:0] ⁽¹⁾ | | | | | | | |
| bit 7 | | | | | | | bit 0 | | | | |
| | | | | | | | | | | | |
| Legend: | 1. 1. 14 | | 1. 14 | | | | | | | | |
| R = Readab | | W = Writable bit | | U = Unimplemented bit, re | | | | | | | |
| -n = Value a | TPUR | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unkr | nown | | | | |
| bit 31 | Unimplem | ented: Read as ' | י) | | | | | | | | |
| bit 30-24 | - | 5:0] : Receive Inte | | he hite ⁽¹⁾ | | | | | | | |
| Dit 30-24 | | 11111111 = Rese | | | | | | | | | |
| | | No interrupt | | | | | | | | | |
| | 0100000-01 | 0100000-0111111 = Reserved | | | | | | | | | |
| | 0011111 = | FIFO 31 Interrup | ot (RFIF[31] se | et) | | | | | | | |
| | | | | | | | | | | | |
| | | FIFO 2 Interrupt FIFO 1 Interrupt | | | | | | | | | |
| | | Reserved. FIFO | | eive. | | | | | | | |
| bit 23 | | ented: Read as ' | | | | | | | | | |
| bit 22-16 | TXCODE[6 | :0]: Transmit Inte | errupt Flag Co | de bits ⁽¹⁾ | | | | | | | |
| | | 1111111 = Rese | rved | | | | | | | | |
| | 1000000 = No interrupt 0100000-0111111 = Reserved | | | | | | | | | | |
| | 0100000-0 | JIIIII – Rese | Iveu | | | | | | | | |
| | 0011111 = FIFO 31 Interrupt (TFIF[31] set) | | | | | | | | | | |
| | 0000001 = FIFO 1 Interrupt (TFIF[1] set) | | | | | | | | | | |
| | | TXQ Interrupt (T | | | | | | | | | |
| bit 15-13 | Unimplemented: Read as '0' | | | | | | | | | | |
| bit 12-8 | FILHIT[4:0] |]: Filter Hit Numb | | | | | | | | | |
| | 11111 = Fi | | | | | | | | | | |
| | 11110 = Fi | iter 30 | | | | | | | | | |
| | 00001 = Filter 1 | | | | | | | | | | |
| | 00000 = F i | lter 0 | | | | | | | | | |
| | | | | | | | | | | | |

Note 1: If multiple interrupts are pending, the interrupt with the highest number will be indicated.

REGISTER 4-13: CIVEC – INTERRUPT CODE REGISTER (CONTINUED)

- bit 7 Unimplemented: Read as '0'
- bit 6-0 ICODE[6:0]: Interrupt Flag Code bits⁽¹⁾
 - 1001011-1111111 = Reserved
 - 1001010 = Transmit Attempt Interrupt (any bit in CiTXATIF set)
 - 1001001 = Transmit Event FIFO Interrupt (any bit in CiTEFIF set)
 - 1001000 = Invalid Message Occurred (IVMIF/IE)
 - 1000111 = Operation Mode Change Occurred (MODIF/IE)
 - 1000110 = TBC Overflow (TBCIF/IE)
 - 1000101 = RX/TX MAB Overflow/Underflow (RX: message received before previous message was saved to memory; TX: can't feed TX MAB fast enough to transmit consistent data.) (SERRIF/IE)
 - 1000100 = Address Error Interrupt (illegal FIFO address presented to system) (SERRIF/IE)
 - 1000011 = Receive FIFO Overflow Interrupt (any bit in CiRXOVIF set)
 - 1000010 = Wake-up interrupt (WAKIF/WAKIE)
 - 1000001 = Error Interrupt (CERRIF/IE)
 - 1000000 = No interrupt
 - 0100000-0111111 = Reserved
 - 0011111 = FIFO 31 Interrupt (TFIF[31] or RFIF[31] set)

... 0000001 = FIFO 1 Interrupt (TFIF[1] or RFIF[1] set) 0000000 = TXQ Interrupt (TFIF[0] set)

Note 1: If multiple interrupts are pending, the interrupt with the highest number will be indicated.

| IVMIE bit 31 U-0 bit 23 HS/C-0 IVMIF ⁽¹⁾ bit 15 U-0 bit 7 | WAKIE U-0 — HS/C-0 WAKIF ⁽¹⁾ U-0 — | CERRIE U-0 — HS/C-0 CERRIF ⁽¹⁾ U-0 — | SERRIE R/W-0 TEFIE HS/C-0 SERRIF ⁽¹⁾ R-0 TEFIF | RXOVIE R/W-0 MODIE R-0 RXOVIF HS/C-0 | R/W-0 TBCIE R-0 TXATIF | SPICRCIE R/W-0 RXIE R-0 SPICRCIF | ECCIE bit 24 R/W-0 TXIE bit 16 R-0 ECCIF | | | |
|--|--|---|---|---|---------------------------------|--|--|--|--|--|
| U-0 — bit 23 HS/C-0 IVMIF ⁽¹⁾ bit 15 U-0 — | HS/C-0 WAKIF ⁽¹⁾ | HS/C-0 CERRIF ⁽¹⁾ | TEFIE HS/C-0 SERRIF ⁽¹⁾ R-0 | R-0 RXOVIF | TBCIE R-0 | RXIE R-0 | R/W-0 TXIE bit 16 | | | |
| | HS/C-0 WAKIF ⁽¹⁾ | HS/C-0 CERRIF ⁽¹⁾ | TEFIE HS/C-0 SERRIF ⁽¹⁾ R-0 | R-0 RXOVIF | TBCIE R-0 | RXIE R-0 | TXIE bit 16 R-0 | | | |
| | HS/C-0 WAKIF ⁽¹⁾ | HS/C-0 CERRIF ⁽¹⁾ | TEFIE HS/C-0 SERRIF ⁽¹⁾ R-0 | R-0 RXOVIF | TBCIE R-0 | RXIE R-0 | TXIE bit 16 R-0 | | | |
| HS/C-0 IVMIF ⁽¹⁾ bit 15 U-0 — | WAKIF ⁽¹⁾ | CERRIF ⁽¹⁾ | HS/C-0 SERRIF ⁽¹⁾ R-0 | R-0 RXOVIF | R-0 | R-0 | bit 16 R-0 | | | |
| HS/C-0 IVMIF ⁽¹⁾ bit 15 U-0 — | WAKIF ⁽¹⁾ | CERRIF ⁽¹⁾ | SERRIF ⁽¹⁾ R-0 | RXOVIF | | - | R-0 | | | |
| IVMIF ⁽¹⁾ bit 15 U-0 — | WAKIF ⁽¹⁾ | CERRIF ⁽¹⁾ | SERRIF ⁽¹⁾ R-0 | RXOVIF | | - | | | | |
| bit 15 U-0 — | | | R-0 | I | TXATIF | SPICRCIF | FCCIE | | | |
| U-0 — | U-0 — | U-0 | | HS/C-0 | | | LOON | | | |
| _ | U-0 — | U-0 | | HS/C-0 | | | bit 8 | | | |
| _ | | <u> </u> | | HS/C-0 | | D 0 | D O | | | |
| bit 7 | _ | _ | | | HS/C-0 | R-0 | R-0 | | | |
| | | | | MODIF ⁽¹⁾ | TBCIF ⁽¹⁾ | RXIF | TXIF | | | |
| | | | | | | | bit (| | | |
| Legend: | | | | | | | | | | |
| R = Readable bi | it | W = Writable | bit | U = Unimplem | nented bit, rea | d as '0' | | | | |
| -n = Value at PC |)R | '1' = Bit is set | | '0' = Bit is cleared x = Bit is unknown | | | | | | |
| | | | | | | | | | | |
| bit 31 | IVMIE: Invalid | Message Inter | rupt Enable bit | t | | | | | | |
| | WAKIE: Bus Wake Up Interrupt Enable bit | | | | | | | | | |
| bit 29 | CERRIE: CAN Bus Error Interrupt Enable bit | | | | | | | | | |
| bit 28 | SERRIE: System Error Interrupt Enable bit | | | | | | | | | |
| bit 27 | RXOVIE: Rec | eive FIFO Ove | rflow Interrupt I | Enable bit | | | | | | |
| bit 26 | TXATIE: Trans | smit Attempt In | terrupt Enable | bit | | | | | | |
| bit 25 | SPICRCIE: SF | PI CRC Error Ir | nterrupt Enable | e bit | | | | | | |
| bit 24 | ECCIE: ECC E | Error Interrupt I | Enable bit | | | | | | | |
| bit 23-21 | Unimplement | t ed : Read as '0 |)' | | | | | | | |
| bit 20 | TEFIE: Transr | nit Event FIFO | Interrupt Enab | ole bit | | | | | | |
| bit 19 | MODIE: Mode | e Change Interr | upt Enable bit | | | | | | | |
| bit 18 | TBCIE: Time E | Base Counter I | nterrupt Enable | e bit | | | | | | |
| bit 17 | RXIE: Receive | e FIFO Interrup | t Enable bit | | | | | | | |
| bit 16 | TXIE: Transmi | it FIFO Interrup | ot Enable bit | | | | | | | |
| | | Message Inter | | | | | | | | |
| bit 14 | WAKIF: Bus V | Vake Up Interru | upt Flag bit ⁽¹⁾ | | | | | | | |
| bit 13 | CERRIF: CAN | I Bus Error Inte | errupt Flag bit ⁽¹ |) | | | | | | |
| bit 12 | CERRIF: CAN Bus Error Interrupt Flag bit ⁽¹⁾ SERRIF: System Error Interrupt Flag bit ⁽¹⁾ 1 = A system error occurred 0 = No system error occurred | | | | | | | | | |
| bit 11 | RXOVIF: Receive F | eive Object Ov FIFO overflow o re FIFO overflow | erflow Interrupt | C | | | | | | |
| bit 10 | TXATIF: Trans | smit Attempt In | terrupt Flag bit | | | | | | | |

REGISTER 4-14: CIINT – INTERRUPT REGISTER (CONTINUED)

| bit 9 | SPICRCIF: SPI CRC Error Interrupt Flag bit |
|---------|--|
| bit 8 | ECCIF: ECC Error Interrupt Flag bit |
| bit 7-5 | Unimplemented: Read as '0' |
| bit 4 | TEFIF : Transmit Event FIFO Interrupt Flag bit 1 = TEF interrupt pending 0 = No TEF interrupts pending |
| bit 3 | MODIF: Operation Mode Change Interrupt Flag bit⁽¹⁾ 1 = Operation mode change occurred (OPMOD has changed) 0 = No mode change occurred |
| bit 2 | TBCIF : Time Base Counter Overflow Interrupt Flag bit ⁽¹⁾ 1 = TBC has overflowed 0 = TBC did not overflow |
| bit 1 | RXIF : Receive FIFO Interrupt Flag bit 1 = Receive FIFO interrupt pending 0 = No receive FIFO interrupts pending |
| bit 0 | TXIF : Transmit FIFO Interrupt Flag bit 1 = Transmit FIFO interrupt pending 0 = No transmit FIFO interrupts pending |
| | |

Note 1: Flags are set by hardware and cleared by application.

REGISTER 4-15: CIRXIF – RECEIVE INTERRUPT STATUS REGISTER

| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
|-------------------|-----|------------------|----------|----------------------|----------------|--------------------|--------|
| | | | RFIF | [31:24] | | | |
| bit 31 | | | | | | | bit 24 |
| | | | | | | | |
| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| | | | RFIF | [23:16] | | | |
| bit 23 | | | | | | | bit 16 |
| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| | | | | -[15:8] | | | |
| bit 15 | | | | | | | bit 8 |
| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | U-0 |
| | | R | FIF[7:1] | | | | _ |
| bit 7 | | | | | | | bit (|
| Legend: | | | | | | | |
| - | | W = Writable bit | | U = Unimplen | nented bit, re | ead as '0' | |
| -n = Value at POR | | '1' = Bit is set | | '0' = Bit is cleared | | x = Bit is unknown | |

1 = One or more enabled receive FIFO interrupts are pending

0 = No enabled receive FIFO interrupts are pending

bit 0 Unimplemented: Read as '0'

Note 1: RFIF = 'or' of enabled RXFIFO flags; flags will be cleared when the condition of the FIFO terminates.

| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | |
|-----------------------------------|-----|------------------|-------------|------------------------------------|------|--------------------|--------|--|
| | | | RFOV | F[31:24] | | | | |
| bit 31 | | | | | | | bit 24 | |
| | | | | | | | | |
| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | |
| | | | RFOV | F[23:16] | | | | |
| bit 23 | | | | | | | bit 16 | |
| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | |
| | | | | /IF[15:8] | | | | |
| bit 15 | | | | | | | bit 8 | |
| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | U-0 | |
| | | | RFOVIF[7:1] | | | | — | |
| bit 7 | | | | | | | bit (| |
| Legend: | | | | | | | | |
| R = Readable bit W = Writable bit | | | | U = Unimplemented bit, read as '0' | | | | |
| -n = Value at POR '1' = Bit is | | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unknown | | |

REGISTER 4-16: CIRXOVIF – RECEIVE OVERFLOW INTERRUPT STATUS REGISTER

1 = Interrupt is pending

0 = Interrupt not pending

bit 0 Unimplemented: Read as '0'

Note 1: Flags need to be cleared in FIFO register

REGISTER 4-17: CITXIF – TRANSMIT INTERRUPT STATUS REGISTER

| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
|--|------|------------------|--------|---------------------------------------|-----|------|--------|
| | 11-0 | | | 31:24] | | 11-0 | 11-0 |
| bit 31 | | | [| 01.24] | | | bit 24 |
| 511 51 | | | | | | | |
| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| | | | TFIF[2 | 3:16] ⁽¹⁾ | | | |
| bit 23 | | | | - | | | bit 16 |
| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| | | | TFIF | 15:8] ⁽¹⁾ | | | |
| bit 15 | | | | - | | | bit 8 |
| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| | | | TFIF | [7:0] ⁽¹⁾ | | | |
| bit 7 | | | | | | | bit (|
| Legend: | | | | | | | |
| R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' | | | | | | | |
| -n = Value at PC |)R | '1' = Bit is set | | '0' = Bit is cleared x = Bit is unkno | | | |

bit 31-0

TFIF[31:0]: Transmit FIFO/TXQ ⁽²⁾ Interrupt Pending bits⁽¹⁾ 1 = One or more enabled transmit FIFO/TXQ interrupts are pending

0 = No enabled transmit FIFO/TXQ interrupt are pending

Note 1: TFIF = 'or' of the enabled TXFIFO flags; flags will be cleared when the condition of the FIFO terminates.

2: TFIF[0] is for the Transmit Queue.

| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | |
|-----------------------------------|------------------------------------|-----|----------------------|------------------------|------------|--------------------|--------|--|
| | | | TFATIF | [31:24] ⁽¹⁾ | | | | |
| bit 31 | | | | | | | bit 24 | |
| | | | | | | | | |
| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | |
| | | | TFATIF | [23:16] ⁽¹⁾ | | | | |
| bit 23 | | | | | | | bit 16 | |
| | | | | | | | | |
| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | |
| | | | TFATIF | [15:8] ⁽¹⁾ | | | | |
| bit 15 | | | | | | | bit 8 | |
| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | |
| | | | TFATI | F[7:0] ⁽¹⁾ | | | | |
| bit 7 | | | | | | | bit (| |
| Legend: | | | | | | | | |
| R = Readable bit W = Writable bit | | | U = Unimpler | nented bit, re | ead as '0' | | | |
| -n = Value at POR | -n = Value at POR '1' = Bit is set | | '0' = Bit is cleared | | | x = Bit is unknown | | |

REGISTER 4-18: CITXATIF – TRANSMIT ATTEMPT INTERRUPT STATUS REGISTER

bit 31-0 **TFATIF[31:0]**: Transmit FIFO/TXQ ⁽²⁾ Attempt Interrupt Pending bits⁽¹⁾

- 1 = Interrupt is pending
- 0 = Interrupt not pending
- Note 1: Flags need to be cleared in FIFO register
 - **2:** TFATIF[0] is for the Transmit Queue.

REGISTER 4-19: CITXREQ – TRANSMIT REQUEST REGISTER

| S/HC-0 | S/HC-0 | S/HC-0 | S/HC-0 | S/HC-0 | S/HC-0 | S/HC-0 | S/HC-0 |
|-----------------|---|--|--|---|-----------------|--------------------|----------------|
| | | | TXREC | Q[31:24] | | | |
| bit 31 | | | | | | | bit 24 |
| | | | | | | | |
| S/HC-0 | S/HC-0 | S/HC-0 | S/HC-0 | S/HC-0 | S/HC-0 | S/HC-0 | S/HC-0 |
| | | | TXREC | Q[23:16] | | | |
| bit 23 | | | | | | | bit 16 |
| | | | | | | | |
| S/HC-0 | S/HC-0 | S/HC-0 | S/HC-0 | S/HC-0 | S/HC-0 | S/HC-0 | S/HC-0 |
| | | | TXRE | Q[15:8] | | | |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| S/HC-0 | S/HC-0 | S/HC-0 | S/HC-0 | S/HC-0 | S/HC-0 | S/HC-0 | S/HC-0 |
| | | | TXRE | Q[7:0] | | | |
| bit 7 | | | | | | | bit 0 |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimpler | nented bit, rea | ad as '0' | |
| -n = Value at F | POR | '1' = Bit is set | | '0' = Bit is cleared | | x = Bit is unknown | |
| | | | | | | | |
| bit 31-1 | TXEN= 1 (O Setting this t The bit will a This bit can | I]: Message Ser bject configured bit to '1' requests utomatically clea NOT be used f bject configured no effect | as a Transmi sending a m ar when the m or aborting a | t Object) essage. nessage(s) queu n transmission. | | ct is (are) succ | essfully sent. |
| bit 0 | Setting this t The bit will a | Fransmit Queue bit to '1' requests utomatically clea | s sending a m ar when the m | essage. nessage(s) queu | • | ct is (are) succ | essfully sent. |

This bit can NOT be used for aborting a transmission.

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|--------------|------------------------|-------------------------|------------------|------------------|-----------------|-----------------|-------|
| — | — | — | | _ | — | — | — |
| bit 31 | | | | | | | bit 2 |
| U-0 | U-0 | R-1 | R-0 | R-0 | R-0 | R-0 | R-0 |
| | | ТХВО | TXBP | RXBP | TXWARN | RXWARN | EWARN |
| bit 23 | | TABO | TXBI | TOO | | | bit 1 |
| | | | | | | | |
| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| | | | TEC[| 7:0] | | | |
| bit 15 | | | | | | | bit |
| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| | | | REC[| 7:0] | | | |
| bit 7 | | | | | | | bit |
| Legend: | | | | | | | |
| R = Readab | le bit | W = Writable b | oit | U = Unimple | mented bit, rea | d as '0' | |
| -n = Value a | t POR | '1' = Bit is set | | '0' = Bit is cle | eared | x = Bit is unkn | Iown |
| bit 31-22 | Unimploment | ed : Read as '0' | | | | | |
| bit 21 | • | nitter in Bus Off | | C > 255) | | | |
| DILZI | | | | | not on the bus. | | |
| bit 20 | • | nitter in Error Pa | | | | | |
| bit 19 | RXBP: Receiv | er in Error Pas | sive State bit (| (REC > 127) | | | |
| bit 18 | TXWARN: Tra | nsmitter in Erro | or Warning Sta | ate bit (128 > 1 | TEC > 95) | | |
| bit 17 | RXWARN: Re | ceiver in Error \ | Narning State | bit (128 > RE | EC > 95) | | |
| bit 16 | EWARN: Tran | smitter or Rece | iver is in Erro | r Warning Sta | te bit | | |
| bit 15-8 | TEC[7:0] : Trar | nsmit Error Cou | inter bits | | | | |
| | | | | | | | |

REGISTER 4-20: CITREC – TRANSMIT/RECEIVE ERROR COUNT REGISTER

REC[7:0]: Receive Error Counter bits

bit 7-0

| REGISTER 4-21: | CIBDIAG0 – BUS DIAGNOSTIC REGISTER 0 |
|----------------|--------------------------------------|
|----------------|--------------------------------------|

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------------------|----------|----------------------------------|------------|------------------|---|-----------|--------|
| | | | DTERR | CNT[7:0] | | | |
| bit 31 | | | | | | | bit 24 |
| | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | | DRERR | CNT[7:0] | | | |
| bit 23 | | | | | | | bit 16 |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | | NTERR | CNT[7:0] | | | |
| bit 15 | bit 15 | | | | | | bit 8 |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | | NRERR | CNT[7:0] | | | |
| bit 7 | | | | | | | bit 0 |
| Legend: | | | | | | | |
| R = Readable | e bit | W = Writable bit | ł | U = Unimpler | mented bit, re | ad as '0' | |
| -n = Value at POR | | '1' = Bit is set | | | U = Unimplemented bit, re '0' = Bit is cleared | | nown |
| | | | | | | | |
| bit 31-24 | DTERRCNT | [7:0]: Data Bit Rat | e Transmit | Error Counter b | its | | |
| bit 23-16 | DRERRCN | [[7:0] : Data Bit Rat | te Receive | Error Counter bi | its | | |
| bit 15-8 | | [7:0]: Nominal Bit | | | | | |
| | | | | | | | |

bit 7-0 NRERRCNT[7:0]: Nominal Bit Rate Receive Error Counter bits

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | | |
|------------------------------------|--|------------------|------------------|-------------------------------------|-----------------|-----------------|---------------|--|--|
| DLCMM | ESI | DCRCERR | DSTUFERR | DFORMERR | | DBIT1ERR | DBIT0ERR | | |
| bit 31 | | | | | | | bit 24 | | |
| | | | | | | | | | |
| R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
| TXBOERR | — | NCRCERR | NSTUFERR | NFORMERR | NACKERR | NBIT1ERR | NBIT0ERR | | |
| bit 23 | | | | | | | bit 16 | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
| | | | EFMSGC | NT[15:8] | | | | | |
| bit 15 | | | | | | | bit 8 | | |
| | | | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
| 1 1 7 | | | EFMSGC | CNT[7:0] | | | | | |
| bit 7 | | | | | | | bit 0 | | |
| Legend: | | | | | | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimplem | ented bit. read | i as '0' | | | |
| -n = Value at POR (1' = Bit is set | | | | '0' = Bit is clea | | x = Bit is unki | nown | | |
| bit 31 bit 30 | DLCMM : DLC Mismatch bit During a transmission or reception, the specified DLC is larger than the PLSIZE of the FIFO element. ESI : ESI flag of a received CAN FD message was set. | | | | | | | | |
| bit 29 | | Same as for nor | | | | | | | |
| bit 28 | | Same as for no | | , | | | | | |
| bit 27 | | : Same as for n | | . , | | | | | |
| bit 26 | | nted: Read as '(| | (, | | | | | |
| bit 25 | - | Same as for nor | | ee below). | | | | | |
| bit 24 | | Same as for nor | | | | | | | |
| bit 23 | | Device went to b | | | | | | | |
| bit 22 | | ited: Read as '(| | | | | | | |
| bit 21 | | The CRC checl | k sum of a rec | ceived message culated from the | | | f an incoming | | |
| bit 20 | 0 | More than 5 e | | sequence have | | | ved message | | |
| bit 19 | | | part of a receiv | /ed frame has th | ne wrong form | at | | | |
| bit 18 | | | - | acknowledged. | - | ut. | | | |
| bit 17 | NBIT1ERR: I | During the tran | smission of a | message (with bit of logical va | the exception | | | | |
| bit 16 | flag), the dev | | send a domin | essage (or ackno ant level (data | | | | | |
| bit 15-0 | EFMSGCNT[15:0]: Error Free Message Counter bits | | | | | | | | |
| | | | | | | | | | |

| REGISTER 4-23: | CITEFCON – TRANSMIT EVENT FIFO CONTROL REGISTER |
|----------------|---|
|----------------|---|

| | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | |
|--|---|--|---|---|------------------------------|----------------|---------|--|
| — | — | | | | FSIZE[4:0] ⁽¹⁾ | | | |
| bit 31 | | | | | | | bit 2 | |
| | | | | | | | | |
| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | |
| | _ | _ | | — | _ | | _ | |
| bit 23 | | | | | | | bit 1 | |
| U-0 | U-0 | U-0 | U-0 | U-0 | S/HC-1 | U-0 | S/HC-0 | |
| _ | _ | — | _ | — | FRESET ⁽²⁾ | _ | UINC | |
| bit 15 | | | | | | | bit | |
| U-0 | U-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | |
| | | TEFTSEN ⁽¹⁾ | _ | TEFOVIE | TEFFIE | TEFHIE | TEFNEIE | |
| bit 7 | | | | 121 0112 | | | bit | |
| | | | | | | | | |
| Legend: | | | | | | | | |
| R = Readab | R = Readable bit | | Writable bit U = Unimplemented bit, read as '0' | | | | | |
| -n = Value at POR | | | '0' = Bit is cleared x = Bit is unknown | | | | | |
| bit 31-29 | Unimplemen | '1' = Bit is set |)' | ʻ0' = Bit is cle | eared | x = Bit is unk | nown | |
| bit 31-29 | Unimplemer FSIZE[4:0]: 0_0000 = FI 0_0001 = FI 0_0010 = FI | nted: Read as '0 FIFO Size bits ⁽¹ FO is 1 Messag FO is 2 Messag FO is 3 Messag |) e deep es deep es deep | ʻ0' = Bit is cle | eared | x = Bit is unk | nown | |
| bit 31-29 bit 28-24 | Unimplemer FSIZE[4:0]: 0_0000 = FI 0_0001 = FI 0_0010 = FI 1_1111 = FI | nted: Read as '0 FIFO Size bits ⁽¹⁾ FO is 1 Messag FO is 2 Messag FO is 3 Messag FO is 32 Messag |) e deep es deep es deep ges deep | ʻ0' = Bit is cle | eared | x = Bit is unk | nown | |
| bit 31-29 bit 28-24 bit 23-11 | Unimplemen FSIZE[4:0]: 0_0000 = FI 0_0010 = FI 0_0010 = FI 1_1111 = FI Unimplemen | nted: Read as ⁽) FIFO Size bits ⁽¹⁾ FO is 1 Messag FO is 2 Messag FO is 3 Messag FO is 32 Messag FO is 32 Messag |) e deep es deep es deep ges deep | ʻ0' = Bit is cle | eared | x = Bit is unk | nown | |
| bit 31-29 bit 28-24 | Unimplemer FSIZE[4:0]: 0_0000 = FI 0_0001 = FI 0_0010 = FI 1_1111 = FI Unimplemer FRESET: FIF 1 = FIFO wi | nted: Read as 'C FIFO Size bits ⁽¹⁾ FO is 1 Messag FO is 2 Messag FO is 3 Messag FO is 32 Messag FO is 32 Messag Ted: Read as 'C FO Reset bit ⁽²⁾ I be reset when his bit to clear b |) e deep es deep es deep ges deep)' bit is set, cle | ared by hardwa | | | | |
| bit 31-29 bit 28-24 bit 23-11 | Unimplemer FSIZE[4:0]: 0_0000 = FI 0_0001 = FI 0_0010 = FI 1_1111 = FI Unimplemer FRESET: FIF 1 = FIFO will wait for for 0 = No effect | nted: Read as 'C FIFO Size bits ⁽¹⁾ FO is 1 Messag FO is 2 Messag FO is 3 Messag FO is 32 Messag FO is 32 Messag Ted: Read as 'C FO Reset bit ⁽²⁾ I be reset when his bit to clear b |) e deep es deep ges deep ges deep) bit is set, cle pefore taking a | ared by hardwa | | | | |
| bit 31-29 bit 28-24 bit 23-11 bit 10 | Unimplemer FSIZE[4:0]: 0_0000 = FI 0_0001 = FI 0_0010 = FI 1_1111 = FI Unimplemer FRESET: FIF 1 = FIFO wil wait for fi 0 = No effect Unimplemer UINC: Increm | nted: Read as 'C FIFO Size bits ⁽¹⁾ FO is 1 Messag FO is 2 Messag FO is 3 Messag FO is 32 Messag nted: Read as 'C FO Reset bit ⁽²⁾ I be reset when his bit to clear b t t |) e deep es deep ges deep ges deep) bit is set, cle pefore taking a | ared by hardwa | are when FIFO | | | |
| bit 31-29 bit 28-24 bit 23-11 bit 10 bit 9 | Unimplemen FSIZE[4:0]: 0_0000 = FI 0_0010 = FI 0_0010 = FI 1_1111 = FI Unimplemen FRESET: FIR 1 = FIFO will wait for fi 0 = No effect Unimplemen UINC: Increm | nted: Read as 'C FIFO Size bits ⁽¹⁾ FO is 1 Messag FO is 2 Messag FO is 3 Messag FO is 32 Messag TeO Reset bit ⁽²⁾ I be reset when his bit to clear b t nted: Read as 'C nent Tail bit |) e deep es deep ges deep) bit is set, cle pefore taking a | ared by hardwa | are when FIFO | | | |
| bit 31-29 bit 28-24 bit 23-11 bit 10 bit 9 bit 8 | Unimplemen FSIZE[4:0]: 0_0000 = FI 0_0010 = FI 0_0010 = FI 1_1111 = FI Unimplemen FRESET: FIF 1 = FIFO will wait for the o = No effect Unimplement UINC: Increment When this bith Unimplement TEFTSEN: T 1 = Time Sta | nted: Read as '0 FIFO Size bits ⁽¹⁾ FO is 1 Messag FO is 2 Messag FO is 3 Messag FO is 32 Messag FO is 32 Messag To Reset bit ⁽²⁾ I be reset when his bit to clear bit t teted: Read as '0 hent Tail bit is set, the FIFO |) e deep es deep ges deep bit is set, cle before taking a) tail will increm) IFO Time Star | ared by hardwa ny action. ment by a singl | are when FIFO le message. | | | |
| bit 31-29 bit 28-24 bit 23-11 bit 10 bit 9 bit 8 bit 7-6 | Unimplemen FSIZE[4:0]: 0_0000 = FI 0_0001 = FI 0_0010 = FI 1_1111 = FI Unimplemen FRESET: FIF 1 = FIFO will wait for fi 0 = No effect Unimplemen UINC: Increm When this bit Unimplement TEFTSEN: T 1 = Time Sta 0 = Do not T | nted: Read as '0 FIFO Size bits ⁽¹⁾ FO is 1 Messag FO is 2 Messag FO is 3 Messag FO is 32 Messag FO is 32 Messag TO Reset bit ⁽²⁾ I be reset when his bit to clear b t thet: Read as '0 nent Tail bit is set, the FIFC nted: Read as '0 ransmit Event F amp objects in T |) e deep es deep ges deep) bit is set, cle before taking a) tail will increa) TEO Time Star EF ects in TEF | ared by hardwa ny action. ment by a singl | are when FIFO le message. | | | |

2: FRESET is set while in Configuration mode and is automatically cleared in Normal mode.

REGISTER 4-23: CITEFCON – TRANSMIT EVENT FIFO CONTROL REGISTER (CONTINUED)

| bit 2 | TEFFIE : Transmit Event FIFO Full Interrupt Enable bit 1 = Interrupt enabled for FIFO full 0 = Interrupt disabled for FIFO full |
|-------|---|
| bit 1 | TEFHIE : Transmit Event FIFO Half Full Interrupt Enable bit 1 = Interrupt enabled for FIFO half full 0 = Interrupt disabled for FIFO half full |
| bit 0 | TEFNEIE : Transmit Event FIFO Not Empty Interrupt Enable bit 1 = Interrupt enabled for FIFO not empty |

- 0 = Interrupt disabled for FIFO not empty
- **Note 1:** These bits can only be modified in Configuration mode.
 - 2: FRESET is set while in Configuration mode and is automatically cleared in Normal mode.

| REGISTER 4-24: 0 | CITEFSTA – TRANSMIT EVENT FIFO STATUS REGISTER |
|------------------|--|
|------------------|--|

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|-------------------------|--|--|--|---|-----------------------|-----------------------|-----------------------|
| — | — | — | | — | — | | |
| bit 31 | | | | | | | bit 2 |
| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| — | — | — | _ | — | — | _ | _ |
| bit 23 | | | | | | | bit 1 |
| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| _ | _ | _ | | _ | _ | | |
| bit 15 | | I I | | | | | bit |
| U-0 | U-0 | U-0 | U-0 | HS/C-0 | R-0 | R-0 | R-0 |
| | | | | TEFOVIF | TEFFIF ⁽¹⁾ | TEFHIF ⁽¹⁾ | TEFNEIF ⁽¹ |
| bit 7 | | | | | | | bit |
| Legend: R = Readable | | W = Writable b | bit | • | mented bit, rea | | |
| -n = Value at | POR | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unk | nown |
| bit 31-4 | Unimplomon | ted: Read as '0 | , | | | | |
| bit 3 | • | ansmit Event FIF | | atorrupt Elog bi | + | | |
| DIL 3 | | event has occu | | iterrupt Flag bi | i. | | |
| | ○ = No overfl | ow event occurr | ed | | | | |
| bit 2 | | ow event occurr smit Event EIEC | | Flag bit ⁽¹⁾ | | | |
| bit 2 | | smit Event FIFC | | Flag bit ⁽¹⁾ | | | |
| bit 2 | TEFFIF: Tran | smit Event FIFC ull | | Flag bit ⁽¹⁾ | | | |
| bit 2 bit 1 | TEFFIF : Tran 1 = FIFO is f 0 = FIFO is r | smit Event FIFC ull |) Full Interrupt | |) | | |
| | TEFFIF : Tran 1 = FIFO is f 0 = FIFO is r | smit Event FIFC ull not full smit Event FIFC : half full |) Full Interrupt | |) | | |
| | TEFFIF : Tran 1 = FIFO is f 0 = FIFO is r TEFHIF : Tran 1 = FIFO is ≥ 0 = FIFO is < | smit Event FIFC ull not full smit Event FIFC : half full |) Full Interrupt) Half Full Inte | errupt Flag bit ⁽¹ | | | |
| bit 1 | TEFFIF : Tran 1 = FIFO is f 0 = FIFO is r TEFHIF : Tran 1 = FIFO is ≤ 0 = FIFO is < TEFNEIF : Tra | smit Event FIFC ull smit Event FIFC half full half full ansmit Event FIF not empty, contai |) Full Interrupt) Half Full Inte [:] O Not Empty | errupt Flag bit ⁽¹ Interrupt Flag | | | |

Note 1: This bit is read only and reflects the status of the FIFO.

| R-x | R-x | R-x | R-x | R-x | R-x | R-x | R-x |
|------------------|-----|------------------|-------|--------------|----------------|------------|--------|
| | | | TEFUA | \[31:24] | | | |
| bit 31 | | | | | | | bit 24 |
| R-x | R-x | R-x | R-x | R-x | R-x | R-x | R-x |
| | | | TEFUA | A[23:16] | | | |
| bit 23 | | | | | | | bit 16 |
| R-x | R-x | R-x | R-x | R-x | R-x | R-x | R-x |
| | | | TEFU | A[15:8] | | | |
| bit 15 | | | | | | | bit 8 |
| R-x | R-x | R-x | R-x | R-x | R-x | R-x | R-x |
| | | | TEFL | JA[7:0] | | | |
| bit 7 | | | | | | | bit (|
| Legend: | | | | | | | |
| R = Readable b | it | W = Writable bit | | U = Unimpler | nented bit, re | ead as '0' | |
| -n = Value at PC | DR | '1' = Bit is set | | | | | nown |

REGISTER 4-25: CITEFUA – TRANSMIT EVENT FIFO USER ADDRESS REGISTER

bit 31-0**TEFUA[31:0]:** Transmit Event FIFO User Address bits
A read of this register will return the address where the next object is to be read (FIFO tail).

Note 1: This register is not guaranteed to read correctly in Configuration mode and should only be accessed when the module is not in Configuration mode.

| REGISTER 4-26: | CITXQCON – TRANSMIT QUEUE CONTROL REGISTER |
|----------------|--|
|----------------|--|

| | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------------------------------|--|---|--|-------------------------|---------------------------|----------------------|---------|
| | PLSIZE[2:0] ⁽¹⁾ | | | | FSIZE[4:0] ⁽¹⁾ | | |
| bit 31 | | | | | | | bit 2 |
| U-0 | R/W-1 | R/W-1 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | .T[1:0] | | 1444-0 | TXPRI[4:0] | 1477-0 | 14,00-0 |
| bit 23 | | | | | | | bit 1 |
| | | | | | | | |
| U-0 | U-0 | U-0 | U-0 | U-0 | S/HC-1 | R/W/HC-0 | S/HC-0 |
| | _ | — | — | _ | FRESET ⁽³⁾ | TXREQ ⁽²⁾ | UINC |
| bit 15 | | | | | | | bit |
| R-1 | U-0 | U-0 | R/W-0 | U-0 | R/W-0 | U-0 | R/W-0 |
| TXEN | | _ | TXATIE | _ | TXQEIE | _ | TXQNIE |
| bit 7 | | | | | | | bit |
| Logondi | | | | | | | |
| Legend: R = Readabl | e hit | W = Writable | bit | II – I Inimple | emented bit, read | d as '0' | |
| -n = Value at | | '1' = Bit is set | | - | | | 0.110 |
| -n – value al | PUR | | L | '0' = Bit is cl | eared | x = Bit is unkn | own |
| | 011 = 20 data 100 = 24 data 101 = 32 data 110 = 48 data 111 = 64 data | a bytes a bytes a bytes a bytes a bytes | | | | | |
| bit 28-24 | 0_0000 = FIF 0_0001 = FIF 0_0010 = FIF | FIFO Size bits ⁽¹ FO is 1 Messag FO is 2 Messag FO is 3 Messag FO is 32 Messag | ge deep ges deep ges deep | | | | |
| bit 23 | Unimplemen | ted: Read as ' | 0' | | | | |
| bit 22-21 | This feature i | etransmission s enabled when | n CiCON.RTXA | AT is set. | | | |
| | 10 = Unlimite | etransmission a d number of re d number of re | attempts transmission a | | | | |
| bit 20-16 | 01 = Three re 10 = Unlimite 11 = Unlimite TXPRI[4:0] : N | etransmission and number of re | attempts transmission a transmission a mit Priority bits | ttempts | | | |
| bit 20-16 | 01 = Three re 10 = Unlimite 11 = Unlimite TXPRI[4:0]: N 00000 = Low | etransmission and a number of re a number of re Message Trans | attempts transmission a transmission a mit Priority bits Priority | ttempts | | | |
| Note 1: Ti | 01 = Three re 10 = Unlimite 11 = Unlimite TXPRI[4:0]: N 00000 = Low | etransmission a ed number of re ed number of re Message Trans rest Message F nest Message F y be modified i | attempts transmission a transmission a mit Priority bits Priority Priority n Configuratior | ttempts s n mode. | | | |

REGISTER 4-26: CITXQCON – TRANSMIT QUEUE CONTROL REGISTER (CONTINUED)

| bit 15-11 | Unimplemented: Read as '0' |
|-----------|---|
| bit 10 | FRESET: FIFO Reset bit⁽³⁾ 1 = FIFO will be reset when bit is set; cleared by hardware when FIFO was reset. User should wait until this bit is clear before taking any action. 0 = No effect |
| bit 9 | TXREQ: Message Send Request bit⁽²⁾ 1 = Requests sending a message; the bit will automatically clear when all the messages queued in the TXQ are successfully sent. 0 = Clearing the bit to '0' while set ('1') will request a message abort. |
| bit 8 | UINC : Increment Head bit When this bit is set, the FIFO head will increment by a single message. |
| bit 7 | TXEN : TX Enable 1 = Transmit Message Queue. This bit always reads as '1'. |
| bit 6-5 | Unimplemented: Read as '0' |
| bit 4 | TXATIE : Transmit Attempts Exhausted Interrupt Enable bit 1 = Enable interrupt 0 = Disable interrupt |
| bit 3 | Unimplemented: Read as '0' |
| bit 2 | TXQEIE : Transmit Queue Empty Interrupt Enable bit 1 = Interrupt enabled for TXQ empty 0 = Interrupt disabled for TXQ empty |
| bit 1 | Unimplemented: Read as '0' |
| bit 0 | TXQNIE : Transmit Queue Not Full Interrupt Enable bit 1 = Interrupt enabled for TXQ not full 0 = Interrupt disabled for TXQ not full |
| Note 1: | These bits can only be modified in Configuration mode. |
| 2: | This bit is updated when a message completes (or aborts) or when the FIFO is reset. |

3: FRESET is set while in Configuration mode and is automatically cleared in Normal mode.

REGISTER 4-27: CITXQSTA – TRANSMIT QUEUE STATUS REGISTER

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|-------------------------|---|--|----------------|------------------|---------------------------|-----------------|-----------------|
| | _ | | _ | — | _ | | _ |
| bit 31 | | | | | | | bit 24 |
| | | | | | | | |
| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| — | — | — | — | — | — | — | — |
| bit 23 | | | | | | | bit 16 |
| U-0 | U-0 | U-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| | | | 11-0 | 11-0 | TXQCI[4:0] ⁽¹⁾ | | 11-0 |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| HS/C-0 | HS/C-0 | HS/C-0 | HS/C-0 | U-0 | R-1 | U-0 | R-1 |
| TXABT ⁽²⁾⁽³⁾ | TXLARB (2)(3) | TXERR ⁽²⁾⁽³⁾ | TXATIF | - | TXQEIF | — | TXQNIF |
| bit 7 | 1 | ļ | | | | | bit C |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | | W = Writable b | bit | • | mented bit, read | d as '0' | |
| -n = Value at F | POR | '1' = Bit is set | | '0' = Bit is cle | eared | x = Bit is unl | known |
| bit 12-8 bit 7 | A read of this | Transmit Queue register will retu sage Aborted St was aborted | urn an index t | | that the FIFO v | vill next attem | pt to transmit. |
| | | e completed suc | cessfully | | | | |
| bit 6 | 1 = Message | TXLARB : Message Lost Arbitration Status bit1 = Message lost arbitration while being sent0 = Message did not loose arbitration while being sent | | | | | |
| bit 5 | TXERR: Error Detected During Transmission bit⁽²⁾⁽³⁾ 1 = A bus error occurred while the message was being sent 0 = A bus error did not occur while the message was being sent | | | | | | |
| bit 4 | TXATIF : Tran 1 = Interrupt 0 = Interrupt | | xhausted Inte | errupt Pending | bit | | |
| bit 3 | Unimplemen | ted: Read as '0 | , | | | | |
| bit 2 | TXQEIF : Transmit Queue Empty Interrupt Flag bit 1 = TXQ is empty 0 = TXQ is not empty, at least 1 message queued to be transmitted | | | | | | |
| bit 1 | | ted: Read as '0 | | queueu te se | | | |
| bit 0 | • | nsmit Queue No ot full | | t Flag bit | | | |
| (FS | IZE = 5'h03) TX | a zero-indexed v XQCI will take of when TXREO is | n a value of 0 | to 3 dependin | g on the state o | | es deep |
| 2: This | s bit is cleared | when TXREQ is | set or by writ | ing a u using t | he SPI. | | |

3: This bit is updated when a message completes (or aborts) or when the TXQ is reset.

| R-x | R-x | R-x | R-x | R-x | R-x | R-x | R-x |
|-----------------------------------|--|-----|--------------|----------------|------------|-----|--------|
| | | | TXQUA | A[31:24] | | | |
| bit 31 | | | | | | | bit 24 |
| | | | | | | | |
| R-x | R-x | R-x | R-x | R-x | R-x | R-x | R-x |
| | | | TXQUA | A[23:16] | | | |
| bit 23 | | | | | | | bit 16 |
| R-x | R-x | R-x | R-x | R-x | R-x | R-x | R-x |
| | | | | A[15:8] | | | |
| bit 15 | | | | | | | bit 8 |
| R-x | R-x | R-x | R-x | R-x | R-x | R-x | R-x |
| | | | TXQL | JA[7:0] | | | |
| bit 7 | | | | | | | bit C |
| Legend: | | | | | | | |
| R = Readable bit W = Writable bit | | | U = Unimplen | nented bit, re | ead as '0' | | |
| -n = Value at P | n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknow | | | nown | | | |

REGISTER 4-28: CITXQUA – TRANSMIT QUEUE USER ADDRESS REGISTER

bit 31-0 **TXQUA[31:0]:** TXQ User Address bits A read of this register will return the address where the next message is to be written (TXQ head).

Note 1: This register is not guaranteed to read correctly in Configuration mode and should only be accessed when the module is not in Configuration mode.

| REGISTER 4-29: | CIFIFOCONm – FIFO CONTROL REGISTER m, (m = 1 TO 31) |
|-----------------------|---|
|-----------------------|---|

| | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------------------------|---|--|--|--------------------|---------------------------|----------------------|--------------|
| | PLSIZE[2:0] ⁽¹⁾ | | | | FSIZE[4:0] ⁽¹⁾ | | |
| bit 31 | | · | | | | | bit 2 |
| | D 444 | DAAAA | DAA / O | D /// 0 | D111 | DAA/ O | DAAUO |
| U-0 | R/W-1 | R/W-1 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| — | IXA | T[1:0] | | | TXPRI[4:0] | | |
| bit 23 | | | | | | | bit 1 |
| U-0 | U-0 | U-0 | U-0 | U-0 | S/HC-1 | R/W/HC-0 | S/HC-0 |
| _ | _ | _ | _ | _ | FRESET ⁽³⁾ | TXREQ ⁽²⁾ | UINC |
| bit 15 | | | | | | | bit |
| | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| TXEN ⁽¹⁾ | RTREN | RXTSEN ⁽¹⁾ | TXATIE | RXOVIE | TFERFFIE | TFHRFHIE | TFNRFNIE |
| bit 7 | | | | | | | bit |
| | | | | | | | |
| Legend: R = Readable | h it | $\lambda = \lambda / ritable h$ | . :+ | LI – Unimploy | montod hit roo | d aa 'o' | |
| | | W = Writable k | DIT | - | mented bit, read | | |
| -n = Value at F | OR | '1' = Bit is set | | '0' = Bit is cle | eared | x = Bit is unki | nown |
| | 010 = 16 dat a | | | | | | |
| | 011 = 20 data 100 = 24 data 101 = 32 data 110 = 48 data | a bytes a bytes a bytes | | | | | |
| bit 28-24 | 100 = 24 data 101 = 32 data 110 = 48 data 111 = 64 data FSIZE[4:0]: F 0_0000 = FIF 0_0001 = FIF 0_0010 = FIF | a bytes a bytes a bytes | e deep es deep es deep | | | | |
| bit 28-24 bit 23 | 100 = 24 data 101 = 32 data 110 = 48 data 111 = 64 data FSIZE[4:0]: F 0_0000 = FIF 0_0001 = FIF 0_0010 = FIF 1_1111 = FF | a bytes a bytes a bytes FIFO Size bits ⁽¹⁾ FO is 1 Message FO is 2 Message FO is 3 Message | e deep es deep es deep iges deep | | | | |
| | 100 = 24 data 101 = 32 data 110 = 48 data 111 = 64 data FSIZE[4:0]: F 0_0000 = FIF 0_0010 = FIF 0_0010 = FIF 1_1111 = FI Unimplement TXAT[1:0]: R This feature is 00 = Disable 01 = Three refined 10 = Unlimite | a bytes a bytes a bytes a bytes FIFO Size bits ⁽¹⁾ FO is 1 Message FO is 2 Message FO is 3 Message FO is 32 Message ted: Read as '0 etransmission A s enabled when retransmission at d number of ret | e deep es deep ges deep , , , , , , , , , , , , , , , , , , | ttempts | | | |
| bit 23 | 100 = 24 data 101 = 32 data 110 = 48 data 111 = 64 data FSIZE[4:0]: F 0_0000 = FIF 0_0010 = FIF 0_0010 = FIF 1_1111 = FI Unimplement TXAT[1:0]: R This feature is 00 = Disable 01 = Three re 10 = Unlimite 11 = Unlimite TXPRI[4:0]: F | a bytes a bytes a bytes a bytes FIFO Size bits ⁽¹⁾ FO is 1 Message FO is 2 Message FO is 3 Message FO is 32 Message ted: Read as '0 etransmission A s enabled when retransmission at | e deep es deep ages deep , ttempts bits CiCON.RTXA attempts tempts ransmission a ransmission a nit Priority bits | ttempts ttempts | | | |

- 2: This bit is updated when a message completes (or aborts) or when the FIFO is reset.
- 3: FRESET is set while in Configuration mode and is automatically cleared in Normal mode.

| REGISTE | R 4-29: CIFIFOCONm – FIFO CONTROL REGISTER m, (m = 1 TO 31) (CONTINUED) |
|---------------------|--|
| bit 15-11 bit 10 | Unimplemented: Read as '0' FRESET: FIFO Reset bit⁽³⁾ 1 = FIFO will be reset when bit is set; cleared by hardware when FIFO was reset. User should wait until this bit is clear before taking any action. 0 = No effect |
| bit 9 | TXREQ: Message Send Request bit⁽²⁾ <u>TXEN = 1</u> (FIFO configured as a Transmit FIFO) 1 = Requests sending a message; the bit will automatically clear when all the messages queued in the FIFO are successfully sent. 0 = Clearing the bit to '0' while set ('1') will request a message abort. <u>TXEN = 0</u> (FIFO configured as a Receive FIFO) This bit has no effect. |
| bit 8 | UINC: Increment Head/Tail bit <u>TXEN = 1</u> (FIFO configured as a Transmit FIFO) When this bit is set, the FIFO head will increment by a single message. <u>TXEN = 0</u> (FIFO configured as a Receive FIFO) When this bit is set, the FIFO tail will increment by a single message. |
| bit 7 | TXEN: TX/RX FIFO Selection bit ⁽¹⁾ 1 = Transmit FIFO 0 = Receive FIFO |
| bit 6 | RTREN : Auto RTR Enable bit 1 = When a remote transmit is received, TXREQ will be set. 0 = When a remote transmit is received, TXREQ will be unaffected. |
| bit 5 | RXTSEN : Received Message Time Stamp Enable bit ⁽¹⁾ 1 = Capture time stamp in received message object in RAM. 0 = Do not capture time stamp. |
| bit 4 | TXATIE: Transmit Attempts Exhausted Interrupt Enable bit 1 = Enable interrupt 0 = Disable interrupt |
| bit 3 | RXOVIE : Overflow Interrupt Enable bit 1 = Interrupt enabled for overflow event 0 = Interrupt disabled for overflow event |
| bit 2 | TFERFFIE : Transmit/Receive FIFO Empty/Full Interrupt Enable bit <u>TXEN = 1</u> (FIFO configured as a Transmit FIFO) Transmit FIFO Empty Interrupt Enable 1 = Interrupt enabled for FIFO empty 0 = Interrupt disabled for FIFO empty <u>TXEN = 0</u> (FIFO configured as a Receive FIFO) Receive FIFO Full Interrupt Enable 1 = Interrupt enabled for FIFO full 0 = Interrupt disabled for FIFO full |
| Note 1: | These bits can only be modified in Configuration mode. |

- 2: This bit is updated when a message completes (or aborts) or when the FIFO is reset.
- **3:** FRESET is set while in Configuration mode and is automatically cleared in Normal mode.

REGISTER 4-29: CiFIFOCONm – FIFO CONTROL REGISTER m, (m = 1 TO 31) (CONTINUED)

| bit 1 | TFHRFHIE : Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit <u>TXEN = 1</u> (FIFO configured as a Transmit FIFO) Transmit FIFO Half Empty Interrupt Enable 1 = Interrupt enabled for FIFO half empty 0 = Interrupt disabled for FIFO half empty <u>TXEN = 0</u> (FIFO configured as a Receive FIFO) Receive FIFO Half Full Interrupt Enable 1 = Interrupt enabled for FIFO half full 0 = Interrupt disabled for FIFO half full |
|-------|---|
| bit 0 | <pre>TFNRFNIE: Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit <u>TXEN = 1</u> (FIFO configured as a Transmit FIFO) Transmit FIFO Not Full Interrupt Enable 1 = Interrupt enabled for FIFO not full 0 = Interrupt disabled for FIFO not full <u>TXEN = 0</u> (FIFO configured as a Receive FIFO) Receive FIFO Not Empty Interrupt Enable 1 = Interrupt enabled for FIFO not empty 0 = Interrupt disabled for FIFO not empty</pre> |

- **Note 1:** These bits can only be modified in Configuration mode.
 - 2: This bit is updated when a message completes (or aborts) or when the FIFO is reset.
 - 3: FRESET is set while in Configuration mode and is automatically cleared in Normal mode.

| - | REGISTER 4 | | SIAM – FIFC | | | • | • | | | |
|---|-------------------------|---------------|-------------------------|----------------|--------------------------|----------------------------|------------------|-----------------|--|--|
| U-0U-0U-0U-0U-0U-0U-0U-0bit 23bit 1U-0U-0V-0R-0R-0R-0R-0bit 15bit 15bit 15bit 15Lagend: (2)(3)TXLARR (2)(3)TXLARR (2)(3)TXLARR (2)(3)TXLARR (2)(3)TXLARR (2)(3)TXLARR (2)(3)TXLARR (2)(3)TXLARR (2)(3)TXLARR (2)(3)TXLARR (2)(3)TXLARR (2)(3)TXLARR (2)(3)TXLARR (2)(3)TXLARR (2)(3)TXLARR (2)(4)If FIGU(14:0): FIFO (14:0): FIFO Message Index bits(1)TXLEN = 1 (FIFO Is configured as a Transmit FIFO) A read of this bit field will return an index to the message that the FIFO will next attempt to transmit TXEN = 2 (FIFO Is configured as a Breceive FIFO) A read of this bit field will return an index to the message that the FIFO will use to save the ne messageDif TTXABT: Message Lost Arbitration while being sent 0 = Message lost Arbitration while being sent 0 = Message lost Arbitration while being sent 0 = A bus error courred while the message was being sent 0 = A bus error did not occur while the message sage sent 0 = A bus error did not occur while the messag | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | |
| U-0U-0U-0U-0U-0U-0U-0U-0bit 23bit 1U-0U-0V-0R-0R-0R-0R-0bit 15bit 15bit 15bit 15Lagend: (2)(3)TXLARR (2)(3)TXLARR (2)(3)TXLARR (2)(3)TXLARR (2)(3)TXLARR (2)(3)TXLARR (2)(3)TXLARR (2)(3)TXLARR (2)(3)TXLARR (2)(3)TXLARR (2)(3)TXLARR (2)(3)TXLARR (2)(3)TXLARR (2)(3)TXLARR (2)(3)TXLARR (2)(4)If FIGU(14:0): FIFO (14:0): FIFO Message Index bits(1)TXLEN = 1 (FIFO Is configured as a Transmit FIFO) A read of this bit field will return an index to the message that the FIFO will next attempt to transmit TXEN = 2 (FIFO Is configured as a Breceive FIFO) A read of this bit field will return an index to the message that the FIFO will use to save the ne messageDif TTXABT: Message Lost Arbitration while being sent 0 = Message lost Arbitration while being sent 0 = Message lost Arbitration while being sent 0 = A bus error courred while the message was being sent 0 = A bus error did not occur while the message sage sent 0 = A bus error did not occur while the messag | | — | — | | | _ | — | — | | |
| - - - - - - - bit 23 bit 15 bit 11 - | bit 31 | | | | | | | bit 24 | | |
| - - - - - - - bit 23 bit 15 bit 11 - | U-0 | 11-0 | U-0 | 11-0 | U-0 | 11-0 | 11-0 | 11-0 | | |
| U-0 U-0 R-0 R-0 R-0 R-0 R-0 R-0 I - - - FIFOCI[4:0] ⁽¹⁾ bit bit 15 bit 5 bit bit HS/C-0 HS/C-0 HS/C-0 HS/C-0 R-0 R-0 R-0 TXABT ⁽²⁾⁽³⁾ TXLARB TXERR ⁽²⁾⁽³⁾ TXATIF RXOVIF TFERFIF TFHRFHIF TFHRFHIF bit 7 XABT Readable bit U = Unimplemented bit, read as '0' bit Legend: R Readable bit W = Writable bit U = Unimplemented bit, read as '0' n= Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown L12.8 FIFOCI[4:0]: FIFO Message Index bits ⁽¹⁾ TXEN = 1 (FIFO is configured as a Transmit FIFO) A read of this bit field will return an index to the message that the FIFO will next attempt to transmit TXEN = 0 (FIFO is configured as a Receive FIFO) A read of this bit field will return an index to the message that the FIFO will use to save the ne message bit 7 TXABT: Message Lost Arbitration Status bit ⁽²⁾⁽³⁾ 1 = Message completed successfully 1 = Message cost arbitration while being sent 0 = Message Lost Arbitration status bit ⁽²⁾⁽³⁾ <tr< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr<> | | | | | | | | | | |
| U-0 U-0 R-0 R-0 R-0 R-0 R-0 R-0 I - - - FIFOCI[4:0] ⁽¹⁾ bit bit 15 bit 5 bit bit HS/C-0 HS/C-0 HS/C-0 HS/C-0 R-0 R-0 R-0 TXABT ⁽²⁾⁽³⁾ TXLARB TXERR ⁽²⁾⁽³⁾ TXATIF RXOVIF TFERFIF TFHRFHIF TFHRFHIF bit 7 XABT Readable bit U = Unimplemented bit, read as '0' bit Legend: R Readable bit W = Writable bit U = Unimplemented bit, read as '0' n= Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown L12.8 FIFOCI[4:0]: FIFO Message Index bits ⁽¹⁾ TXEN = 1 (FIFO is configured as a Transmit FIFO) A read of this bit field will return an index to the message that the FIFO will next attempt to transmit TXEN = 0 (FIFO is configured as a Receive FIFO) A read of this bit field will return an index to the message that the FIFO will use to save the ne message bit 7 TXABT: Message Lost Arbitration Status bit ⁽²⁾⁽³⁾ 1 = Message completed successfully 1 = Message cost arbitration while being sent 0 = Message Lost Arbitration status bit ⁽²⁾⁽³⁾ <tr< td=""><td>bit 23</td><td></td><td></td><td></td><td></td><td></td><td></td><td>bit 1</td></tr<> | bit 23 | | | | | | | bit 1 | | |
| - - FIFOCI[4:0] ⁽¹⁾ bit 15 bit bit 15 bit HS/C-0 HS/C-0 HS/C-0 HS/C-0 R-0 R-0 TXABT ⁽²⁾⁽³⁾ TXLARB TXERR ⁽²⁾⁽³⁾ TXATIF RXOVIF TFERFFIF TFHRFHIF TFNRFNIF bit 7 bit bit U = Unimplemented bit, read as '0' bit r-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 31-13 Unimplemented: Read as '0' bit TXEN = 1 (FIFO is configured as a receive FIFO) A read of this bit field will return an index to the message that the FIFO will next attempt to transmit TXEN = 0 (FIFO is configured as a Receive FIFO) A read of this bit field will return an index to the message that the FIFO will use to save the ne message message Aborted Status bit ⁽²⁾⁽³⁾ 1 = Message Aborted Status bit ⁽²⁾⁽³⁾ 1 = Message completed successfully 1 bit 6 TXLARB: Message Lost Arbitration Status bit ⁽²⁾⁽³⁾ 1 = A bus error occurred while the message was being sent 0 = A bus error did not coccr while the message was being sent 0 = A bus error did not coccr while the message was being sent 0 = A bus error did not coccr while the message was being sent 0 = A bus error did not coccr while the message was being sent | | | | | | | | | | |
| bit 15 bit HS/C-0 HS/C-0 HS/C-0 HS/C-0 HS/C-0 R-0 R-0 R-0 R-0 TXABT ⁽²⁾⁽³⁾ TXLARB TXERR ⁽²⁾⁽³⁾ TXATIF RXOVIF TFERFFIF TFHRFHIF TFNRFNIF (2)(3) TXLARB (2)(3) TXATIF RXOVIF TFERFFIF TFHRFHIF TFNRFNIF (2)(3) TXLARD (2)(3) TXATIF RXOVIF TFERFFIF TFHRFHIF TFNRFNIF (2)(3) TXLARD (2)(3) TXATIF RXOVIF TFERFFIF TFHRFHIF TFNRFNIF (2)(3) TXEN = 1 (FIFO is softgured as a framsmit FIFO) A read of this bit field will return an index to the message that the FIFO will next attempt to transmit TXEN = 0 (FIFO is configured as a Receive FIFO) A read of this bit field will return an index to the message that the FIFO will use to save the ne message bit 7 TXABT: Message Aborted Status bit ⁽²⁾⁽³⁾ 1 = Message completed successfully bit 6 TXLARB: Message Lost Arbitration Status bit ⁽²⁾⁽³⁾ 1 = Message completed successfully bit 7 TXERF: Error Detected During Transmision bit ⁽²⁾⁽³⁾ 1 = A bus error occurred while the message was being sent 0 = A bus error occurred while the message was being sent 0 = A bus error occurred while the message was being sent 0 = A bus error occurred while the message was being sent 0 = A bus error occurred while the message was being sent 0 = A bus error occurred while the message was being sent 0 = A bus error occurred while the message was being sent 0 = A bus error occurred while the message was being sent 0 = A bus error occurred while the message was being sent 0 = A bus error occurred while the message was being sent 0 = Interrupt pending 1 <u>XEN = 1</u> (FIFO is configured as a Receive FIFO) Read as '0' Note 1: FIFOCI[4:0] gives a zero-indexed value to the message in the FIFO. If the FIFO is 4 messages deep (FSIZE = 5h03) FIFOCI will take on a value of 0 to 3 dep | U-0 | U-0 | U-0 | R-0 | R-0 | R-0 | R-0 | R-0 | | |
| HS/C-0 HS/C-0 HS/C-0 HS/C-0 HS/C-0 R-0 R-0 R-0 TXABT ⁽²⁾⁽³⁾ TXLARB TXERR ⁽²⁾⁽³⁾ TXATIF RXOVIF TFERFFIF THRFHIF TFNRFNIF bit 7 bit bit U = Unimplemented bit, read as '0' bit r-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 31-13 Unimplemented: Read as '0' bit TSEN = 1 (FIFO is configured as a Transmit FIFO) A read of this bit field will return an index to the message that the FIFO will next attempt to transmit TXEN = 0 (FIFO is configured as a Receive FIFO) A read of this bit field will return an index to the message that the FIFO will use to save the ne message bit 7 TXABT: Message Aborted Status bit ⁽²⁾⁽³⁾ 1 = Message completed successfully bit 6 TXLARB: Message Lost Arbitration Status bit ⁽²⁾⁽³⁾ 1 = Message completed successfully bit 5 TXERR: Error Detected During Transmission bit ⁽²⁾⁽³⁾ 1 = A bus error occurred while the message was being sent bit 4 TXATF: Transmit Attempts Exhausted Interrupt Pending bit TXEN = 1 (FIFO is configured as a Transmit FIFO) 1 = Interrupt pending 0 = Interrupt not pending 0 = Interrupt pending 0 = Interrupt pending 0 = Message completed successfully < | _ | _ | — | | | FIFOCI[4:0] ⁽¹⁾ | | | | |
| TXABT ⁽²⁾⁽³⁾ TXLARB (2)(3) TXERR ⁽²⁾⁽³⁾ TXATIF RXOVIF TFERFFIF TFHRFHIF TFNRFNIF bit 7 bit bit bit bit Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' o' = Bit is cleared x = Bit is unknown bit 31-13 Unimplemented: Read as '0' bit 31-13 Unimplemented: Read as '0' A read of this bit field will return an index to the message that the FIFO will next attempt to transmit TXEN = 1 (FIFO is configured as a Transmit FIFO) A read of this bit field will return an index to the message that the FIFO will use to save the ne message bit 7 TXABT: Message Aborted Status bit ⁽²⁾⁽³⁾ 1 = Message completed successfully 1 bit 5 TXERR: Error Detected During Transmission bit ⁽²⁾⁽³⁾ 1 = A bus error occurred while the message was being sent 0 = A bus error occurred while the message was being sent 0 = A bus error occurred while the message was being sent 0 = A bus error occurred while the message was being sent 0 = Interrupt pending 0 = Interrupt pending 1 TXEN = 1 (FIFO is configured as a Transmit FIFO) 1 = Interrupt pending 0 = Interrupt pending 0 = Interrupt pending 0 = Interrupt pending 1 TXEN = 0 (FIFO is configured as a Receive FIFO) Read as '0' Note 1: FIFOCI(4:0) gives a zero-indexed value to the message in the FIFO. If the FIFO is 4 messages deep (FSIZE = 5fN3) FIFOCI will take on a value of 0 to 3 depending on the state of the FIFO. 2: This bit is cleared when TXREQ is set or by writing a 0 using the SPI. | bit 15 | | | | | | | bit 8 | | |
| TXABT ⁽²⁾⁽³⁾ TXLARB (2)(3) TXERR ⁽²⁾⁽³⁾ TXATIF RXOVIF TFERFFIF TFHRFHIF TFNRFNIF bit 7 bit bit bit bit Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' o' = Bit is cleared x = Bit is unknown bit 31-13 Unimplemented: Read as '0' bit 31-13 Unimplemented: Read as '0' A read of this bit field will return an index to the message that the FIFO will next attempt to transmit TXEN = 1 (FIFO is configured as a Transmit FIFO) A read of this bit field will return an index to the message that the FIFO will use to save the ne message bit 7 TXABT: Message Aborted Status bit ⁽²⁾⁽³⁾ 1 = Message completed successfully 1 bit 5 TXERR: Error Detected During Transmission bit ⁽²⁾⁽³⁾ 1 = A bus error occurred while the message was being sent 0 = A bus error occurred while the message was being sent 0 = A bus error occurred while the message was being sent 0 = A bus error occurred while the message was being sent 0 = Interrupt pending 0 = Interrupt pending 1 TXEN = 1 (FIFO is configured as a Transmit FIFO) 1 = Interrupt pending 0 = Interrupt pending 0 = Interrupt pending 0 = Interrupt pending 1 TXEN = 0 (FIFO is configured as a Receive FIFO) Read as '0' Note 1: FIFOCI(4:0) gives a zero-indexed value to the message in the FIFO. If the FIFO is 4 messages deep (FSIZE = 5fN3) FIFOCI will take on a value of 0 to 3 depending on the state of the FIFO. 2: This bit is cleared when TXREQ is set or by writing a 0 using the SPI. | | | | | | | | | | |
| (2)(3) bit 7 bit 7 bit Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 31-13 Unimplemented: Read as '0' FIFOCI[4:0]: FIFO Message Index bits ⁽¹⁾ TXEN = 1 (FIFO Is configured as a Transmit FIFO) A read of this bit field will return an index to the message that the FIFO will next attempt to transmit TXEN = 0 (FIFO is configured as a Receive FIFO) A read of this bit field will return an index to the message that the FIFO will use to save the ne message bit 7 TXABT: Message Aborted Status bit ⁽²⁾⁽³⁾ 1 = Message completed successfully bit 6 TXLARB: Message Lost Arbitration Status bit ⁽²⁾⁽³⁾ 1 = Message completed successfully bit 5 TXERR: Error Detected During Transmission bit ⁽²⁾⁽³⁾ 1 = A bus error din not occur while the message was being sent bit 4 TXATIF: Transmit Attempts Exhausted Interrupt Pending bit TXEN = 1 (FIFO is configured as a Transmit FIFO) 1 = Interrupt not pending 0 = Interrupt not pending 0 = Interrupt not pending 0 = Nessage as a conjuged as a Receive FIFO) Read as '0' Read as '0' Note 1: FIFOCI[4:0] gives a zero-indexed value to the message in the FIFO. If the FIFO is 4 messages deep (FSIZE = | | HS/C-0 | | | HS/C-0 | - | R-0 | - | | |
| Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 31-13 Unimplemented: Read as '0' bit 12-8 FIFOC[[4:0]: FIFO Message Index bits ⁽¹⁾ TXEN = 1 (FIFO is configured as a Transmit FIFO) A read of this bit field will return an index to the message that the FIFO will next attempt to transmit TXEN = 0 (FIFO is configured as a Receive FIFO) A read of this bit field will return an index to the message that the FIFO will use to save the ne message bit 7 TXABT: Message Aborted Status bit ⁽²⁾⁽³⁾ 1 = Message was aborted 0 = Message completed successfully bit 6 TXLARB: Message Lost Arbitration Status bit ⁽²⁾⁽³⁾ 1 = Message did not lose arbitration while being sent 0 = Message did not lose arbitration while being sent 0 = Message did not lose arbitration while being sent 0 = A bus error occurred while the message was being sent bit 5 TXERR: Error Detected During Transmission bit ⁽²⁾⁽³⁾ 1 = A bus error occurred while the message was being sent bit 4 TXATIF: Transmit Attempts Exhausted Interrupt Pending bit TXEN = 0 (FIFO is configured as a Transmit FIFO) 1 = Interrupt pending 0 = Inter | TXABT ⁽²⁾⁽³⁾ | | TXERR ⁽²⁾⁽³⁾ | TXATIF | RXOVIF | TFERFFIF | TFHRFHIF | TFNRFNIF | | |
| R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 31-13 Unimplemented: Read as '0' bit 12-8 FIFOCI[4:0]; FIFO Message Index bits⁽¹⁾ TXEN = 1 (FIFO is configured as a Transmit FIFO) A read of this bit field will return an index to the message that the FIFO will next attempt to transmit TXEN = 0 (FIFO is configured as a Receive FIFO) A read of this bit field will return an index to the message that the FIFO will use to save the ne message bit 7 TXABT: Message Aborted Status bit⁽²⁾⁽³⁾ 1 = Message was aborted 0 = Message completed successfully bit 6 TXLARB: Message Lost Arbitration Status bit⁽²⁾⁽³⁾ 1 = Message lost arbitration while being sent 0 = Message did not lose arbitration while being sent 0 = Message did not lose arbitration while being sent 0 = A bus error did not occur while the message was being sent 0 = A bus error did not occur while the message was being sent 0 = A bus error did not occur while the message was being sent 0 = A bus error did not occur while the message was being sent 0 = A bus error did not occur while the message was being sent 0 = Interrupt not pending TXEN = 1 (FIFO is configured as a Transmit FIFO) 1 = Interrupt pending 0 = Interrupt not pending TXEN = 1 (FIFO is configured as a Receive FIFO) Read as '0' Note 1: FIFOCI[4:0] gives a zero-indexed value to the message in the FIFO. If the FIFO is 4 messages deep (FSIZE = 5 h03) FIFOCI will take on a value of 0 to 3 depending on the state of the FIFO. 2: This bit is cleared when TXREQ is set or by writing a 0 using the SPI. | bit 7 | | | | | | | bit (| | |
| R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 31-13 Unimplemented: Read as '0' bit 12-8 FIFOCI[4:0]; FIFO Message Index bits⁽¹⁾ TXEN = 1 (FIFO is configured as a Transmit FIFO) A read of this bit field will return an index to the message that the FIFO will next attempt to transmit TXEN = 0 (FIFO is configured as a Receive FIFO) A read of this bit field will return an index to the message that the FIFO will use to save the ne message bit 7 TXABT: Message Aborted Status bit⁽²⁾⁽³⁾ 1 = Message was aborted 0 = Message completed successfully bit 6 TXLARB: Message Lost Arbitration Status bit⁽²⁾⁽³⁾ 1 = Message lost arbitration while being sent 0 = Message did not lose arbitration while being sent 0 = Message did not lose arbitration while being sent 0 = A bus error did not occur while the message was being sent 0 = A bus error did not occur while the message was being sent 0 = A bus error did not occur while the message was being sent 0 = A bus error did not occur while the message was being sent 0 = A bus error did not occur while the message was being sent 0 = Interrupt not pending TXEN = 1 (FIFO is configured as a Transmit FIFO) 1 = Interrupt pending 0 = Interrupt not pending TXEN = 1 (FIFO is configured as a Receive FIFO) Read as '0' Note 1: FIFOCI[4:0] gives a zero-indexed value to the message in the FIFO. If the FIFO is 4 messages deep (FSIZE = 5 h03) FIFOCI will take on a value of 0 to 3 depending on the state of the FIFO. 2: This bit is cleared when TXREQ is set or by writing a 0 using the SPI. | | | | | | | | | | |
| n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 31-13 Unimplemented: Read as '0' bit 12-8 FIFOCI[4:0]: FIFO Message Index bits ⁽¹⁾ TXEN = 1 (FIFO is configured as a Transmit FIFO) A read of this bit field will return an index to the message that the FIFO will next attempt to transmit TXEN = 0 (FIFO is configured as a Receive FIFO) A read of this bit field will return an index to the message that the FIFO will use to save the ne message bit 7 TXABT : Message Aborted Status bit ⁽²⁾⁽³⁾ 1 = Message was aborted 0 = Message completed successfully bit 6 TXLARB : Message Lost Arbitration Status bit ⁽²⁾⁽³⁾ 1 = Message lost arbitration while being sent 0 = Message did not lose arbitration while being sent 0 = Message did not lose arbitration while being sent 0 = A bus error occurred while the message was being sent bit 5 TXERR : Error Detected During Transmission bit ⁽²⁾⁽³⁾ 1 = A bus error did not occur while the message was being sent bit 4 TXAITF : Transmit Attempts Exhausted Interrupt Pending bit TXEN = 1 (FIFO is configured as a Transmit FIFO) 1 = Interrupt pending 0 = Interrupt not pending TXEN = 0 (FIFO is configured as a Receive FIFO) Read as '0' Note 1: FIFOCI (J) gives a zero-indexed value to the message in the FIFO | - | h it | M = M/ritabla h | ait | | mantad hit raa | d aa 'o' | | | |
| bit 31-13 Unimplemented: Read as '0' bit 12-8 FIFOCI[4:0]: FIFO Message Index bits⁽¹⁾ <u>TXEN = 1</u> (FIFO is configured as a Transmit FIFO) A read of this bit field will return an index to the message that the FIFO will next attempt to transmit <u>TXEN = 0</u> (FIFO is configured as a Receive FIFO) A read of this bit field will return an index to the message that the FIFO will use to save the ne message bit 7 TXABT: Message Aborted Status bit⁽²⁾⁽³⁾ 1 = Message completed successfully bit 6 TXLARB: Message Lost Arbitration Status bit⁽²⁾⁽³⁾ 1 = Message lost arbitration while being sent 0 = Message did not lose arbitration while being sent 0 = Message did not lose arbitration while being sent 0 = A bus error occurred while the message was being sent 0 = A bus error occurred while the message was being sent 0 = A bus error did not occur while the message was being sent 0 = A bus error did not occur while the rupt Pending bit <u>TXEN = 1</u> (FIFO is configured as a Transmit FIFO) 1 = Interrupt pending 0 = Interrupt not pending <u>TXEN = 0</u> (FIFO is configured as a Receive FIFO) Read as '0' Note 1: FIFOCI[4:0] gives a zero-indexed value to the message in the FIFO. If the FIFO is 4 messages deep (FSIZE = 5'h03) FIFOCI will take on a value of 0 to 3 depending on the state of the FIFO. 2: This bit is cleared when TXREQ is set or by writing a 0 using the SPI. | | | | DIL | - | • | | | | |
| bit 12-8 FIFOCI[4:0]: FIFO Message Index bits⁽¹⁾ <u>TXEN = 1</u> (FIFO is configured as a Transmit FIFO) A read of this bit field will return an index to the message that the FIFO will next attempt to transmit <u>TXEN = 0</u> (FIFO is configured as a Receive FIFO) A read of this bit field will return an index to the message that the FIFO will use to save the ne message bit 7 TXABT: Message Aborted Status bit⁽²⁾⁽³⁾ 1 = Message was aborted 0 = Message completed successfully bit 6 TXLARB: Message Lost Arbitration Status bit⁽²⁾⁽³⁾ 1 = Message lost arbitration while being sent 0 = Message did not lose arbitration while being sent 0 = Message did not lose arbitration bit⁽²⁾⁽³⁾ 1 = A bus error occurred while the message was being sent 0 = A bus error did not occur while the message was being sent bit 4 TXATIF: Transmit Attempts Exhausted Interrupt Pending bit <u>TXEN = 1</u> (FIFO is configured as a Transmit FIFO) 1 = Interrupt pending 0 = Interrupt pending 0 = Interrupt of pending 1 = Interrupt pending 0 = Interrupt of pending 1 = Interrupt pending 1 = Interrupt pending 0 = Interrupt not pending 1 = Interrupt pending 0 = Interrupt not pending 1 = FIFOCI[4:0] gives a zero-indexed value to the message in the FIFO. If the FIFO is 4 messages deep (FSIZE = 5'h03) FIFOCI will take on a value of 0 to 3 depending on the state of the FIFO. 2: This bit is cleared when TXREQ is set or by writing a 0 using the SPI. | | | 1 - Dit 13 30t | | | alcu | | nown | | |
| bit 12-8 FIFOCI[4:0]: FIFO Message Index bits⁽¹⁾ <u>TXEN = 1</u> (FIFO is configured as a Transmit FIFO) A read of this bit field will return an index to the message that the FIFO will next attempt to transmit <u>TXEN = 0</u> (FIFO is configured as a Receive FIFO) A read of this bit field will return an index to the message that the FIFO will use to save the ne message bit 7 TXABT: Message Aborted Status bit⁽²⁾⁽³⁾ 1 = Message was aborted 0 = Message completed successfully bit 6 TXLARB: Message Lost Arbitration Status bit⁽²⁾⁽³⁾ 1 = Message lost arbitration while being sent 0 = Message did not lose arbitration while being sent 0 = Message did not lose arbitration bit⁽²⁾⁽³⁾ 1 = A bus error occurred while the message was being sent 0 = A bus error did not occur while the message was being sent bit 4 TXATIF: Transmit Attempts Exhausted Interrupt Pending bit <u>TXEN = 1</u> (FIFO is configured as a Transmit FIFO) 1 = Interrupt pending 0 = Interrupt pending 0 = Interrupt of pending 1 = Interrupt pending 0 = Interrupt of pending 1 = Interrupt pending 1 = Interrupt pending 0 = Interrupt not pending 1 = Interrupt pending 0 = Interrupt not pending 1 = FIFOCI[4:0] gives a zero-indexed value to the message in the FIFO. If the FIFO is 4 messages deep (FSIZE = 5'h03) FIFOCI will take on a value of 0 to 3 depending on the state of the FIFO. 2: This bit is cleared when TXREQ is set or by writing a 0 using the SPI. | hit 21 12 | Unimplomon | tod: Dood on 'a | , , | | | | | | |
| TXEN = 1 (FIFO is configured as a Transmit FIFO) A read of this bit field will return an index to the message that the FIFO will next attempt to transmit TXEN = 0 (FIFO is configured as a Receive FIFO) A read of this bit field will return an index to the message that the FIFO will use to save the ne message bit 7 TXABT: Message Aborted Status bit⁽²⁾⁽³⁾ Message completed successfully Message completed successfully bit 6 TXLARB: Message Lost Arbitration Status bit⁽²⁾⁽³⁾ Message did not lose arbitration while being sent Message did not lose arbitration while being sent Message did not lose arbitration while being sent A bus error occurred while the message was being sent A bus error occurred while the message was being sent A bus error did not occur while the message was being sent TXENT: Transmit Attempts Exhausted Interrupt Pending bit TXEN = 1 (FIFO is configured as a Transmit FIFO) I = Interrupt pending Interrupt pending Interrupt pending FIFOCI[4:0] gives a zero-indexed value to the message in the FIFO. If the FIFO is 4 messages deep (FSIZE = 5'h03) FIFOCI will take on a value of 0 to 3 depending on the state of the FIFO. Note 1: FIFOCI[4:0] gives a zero-indexed value to the message in the SIFO. If the FIFO is 4 messages deep (FSIZE = 5'h03) FIFOCI will take on a value of 0 to 3 depending on the state of the FIFO. | | - | | | | | | | | |
| A read of this bit field will return an index to the message that the FIFO will next attempt to transmit <u>TXEN = 0</u> (FIFO is configured as a Receive FIFO) A read of this bit field will return an index to the message that the FIFO will use to save the ne message bit 7 TXABT: Message Aborted Status bit⁽²⁾⁽³⁾ 1 = Message was aborted 0 = Message completed successfully bit 6 TXLARB: Message Lost Arbitration Status bit⁽²⁾⁽³⁾ 1 = Message lost arbitration while being sent 0 = Message did not lose arbitration while being sent 0 = Message did not lose arbitration while being sent 0 = A bus error occurred while the message was being sent 0 = A bus error did not occur while the message was being sent 0 = A bus error did not occur while the message was being sent 0 = A bus error did not occur while the message was being sent 0 = Interrupt pending 0 = Keron a seceive FIFO) Read as '0' Note 1: FIFOCI[4:0] gives a zero-indexed value to the message in the FIFO. If the FIFO is 4 messages deep (FSIZE = 5'h03) FIFOCI will take on a value of 0 to 3 depending on the state of the FIFO. 2: This bit is cleared when TXREQ is set or by writing a 0 using the SPI. | DIL 12-0 | | • | | | | | | | |
| TXEN = 0 (FIFO is configured as a Receive FIFO) A read of this bit field will return an index to the message that the FIFO will use to save the ne message bit 7 TXABT: Message Aborted Status bit ⁽²⁾⁽³⁾ 1 = Message was aborted 0 = Message completed successfully bit 6 TXLARB: Message Lost Arbitration Status bit ⁽²⁾⁽³⁾ 1 = Message lost arbitration while being sent 0 = Message did not lose arbitration while being sent 0 = Message did not lose arbitration while being sent 0 = Message did not lose arbitration while being sent bit 5 TXERR: Error Detected During Transmission bit ⁽²⁾⁽³⁾ 1 = A bus error occurred while the message was being sent 0 = A bus error did not occur while the message was being sent bit 4 TXATIF: Transmit Attempts Exhausted Interrupt Pending bit TXEN = 1 (FIFO is configured as a Transmit FIFO) 1 = Interrupt pending 0 = Interrupt not pending TXEN = 0 (FIFO is configured as a Receive FIFO) Read as '0' Note 1: FIFOCI[4:0] gives a zero-indexed value to the message in the FIFO. If the FIFO is 4 messages deep (FSIZE = 5'h03) FIFOCI will take on a value of 0 to 3 depending on the state of the FIFO. 2: This bit is cleared when TXREQ is set or by writing a 0 using the SPI. | | | | | | that the FIFO v | vill next attemp | ot to transmit. | | |
| message bit 7 TXABT: Message Aborted Status bit ⁽²⁾⁽³⁾ 1 = Message was aborted 0 = Message completed successfully bit 6 TXLARB: Message Lost Arbitration Status bit ⁽²⁾⁽³⁾ 1 = Message lost arbitration while being sent 0 = Message did not lose arbitration while being sent 0 = Message did not lose arbitration while being sent 0 = Message did not lose arbitration while being sent bit 5 TXERR: Error Detected During Transmission bit ⁽²⁾⁽³⁾ 1 = A bus error occurred while the message was being sent 0 = A bus error occurred while the message was being sent 0 = A bus error did not occur while the message was being sent bit 4 TXATIF: Transmit Attempts Exhausted Interrupt Pending bit TXEN = 1 (FIFO is configured as a Transmit FIFO) 1 = Interrupt pending 0 = Interrupt not pending TXEN = 0 (FIFO is configured as a Receive FIFO) Read as '0' Note 1: FIFOCI[4:0] gives a zero-indexed value to the message in the FIFO. If the FIFO is 4 messages deep (FSIZE = 5'h03) FIFOCI will take on a value of 0 to 3 depending on the state of the FIFO. 2: This bit is cleared when TXREQ is set or by writing a 0 using the SPI. | | | | | | | | | | |
| 1 = Message was aborted Message completed successfully bit 6 TXLARB: Message Lost Arbitration Status bit⁽²⁾⁽³⁾ 1 = Message lost arbitration while being sent 0 = Message did not lose arbitration while being sent 0 = Message did not lose arbitration while being sent 0 = Message did not lose arbitration while being sent 0 = Message did not lose arbitration while being sent 0 = Message did not lose arbitration while being sent 0 = Message did not lose arbitration while being sent 0 = A bus error occurred while the message was being sent 0 = A bus error did not occur while the message was being sent 0 = A bus error did not occur while the message was being sent 0 = A bus error did not occur while the message was being sent 0 = A bus error did not occur while the message was being sent 0 = A bus error did not occur while the message was being sent 0 = A bus error did not occur while the message was being sent 0 = A bus error did not occur while the message was being sent 0 = A bus error did not occur while the message was being sent 0 = Interrupt pending 0 = Interrupt pending 0 = Interrupt pending 0 = Interrupt not pending TXEN = 0 (FIFO is configured as a Receive FIFO) Read as '0' Note 1: FIFOCI[4:0] gives a zero-indexed value to the message in the FIFO. If the FIFO is 4 messages deep (FSIZE = 5'h03) FIFOCI will take on a value of 0 to 3 depending on the state of the FIFO. 2: This bit is cleared when TX | | | | turn an index | to the messa | ge that the FIF | O will use to | save the nex | | |
| 0 = Message completed successfully bit 6 TXLARB: Message Lost Arbitration Status bit⁽²⁾⁽³⁾ 1 = Message lost arbitration while being sent 0 = Message did not lose arbitration while being sent 0 = Message did not lose arbitration while being sent 0 = Message did not lose arbitration while being sent 0 = Message did not lose arbitration while being sent 0 = Message did not lose arbitration while being sent 0 = Message did not lose arbitration while being sent 0 = Message did not lose arbitration while being sent 0 = A bus error occurred while the message was being sent 0 = A bus error did not occur while the message was being sent 0 = A bus error did not occur while the message was being sent 0 = A bus error did not occur while the message was being sent 0 = A bus error did not occur while the message was being sent 0 = A bus error did not occur while the message was being sent 0 = A bus error did not occur while the message was being sent 0 = A bus error did not occur while the message was being sent 0 = A bus error did not occur while the message was being sent 0 = A bus error did not occur while the message was being sent 0 = A bus error did not occur while the message was being sent 0 = A bus error did not occur while the message being sent 0 = Interrupt pending 0 = Interrupt not pending<td>bit 7</td><td colspan="9">-</td> | bit 7 | - | | | | | | | | |
| bit 6 TXLARB: Message Lost Arbitration Status bit⁽²⁾⁽³⁾ = Message lost arbitration while being sent Message did not lose arbitration while being sent Message did not lose arbitration while being sent bit 5 TXERR: Error Detected During Transmission bit⁽²⁾⁽³⁾ = A bus error occurred while the message was being sent = A bus error did not occur while the message was being sent = A bus error did not occur while the message was being sent = A bus error did not occur while the message was being sent bit 4 TXATIF: Transmit Attempts Exhausted Interrupt Pending bit <u>TXEN = 1</u> (FIFO is configured as a Transmit FIFO) = Interrupt pending = Interrupt not pending <u>TXEN = 0</u> (FIFO is configured as a Receive FIFO) Read as '0' Note 1: FIFOCI[4:0] gives a zero-indexed value to the message in the FIFO. If the FIFO is 4 messages deep (FSIZE = 5'h03) FIFOCI will take on a value of 0 to 3 depending on the state of the FIFO. 2: This bit is cleared when TXREQ is set or by writing a 0 using the SPI. | | | | ressfully | | | | | | |
| 1 = Message lost arbitration while being sent 0 = Message did not lose arbitration while being sent bit 5 TXERR: Error Detected During Transmission bit⁽²⁾⁽³⁾ 1 = A bus error occurred while the message was being sent 0 = A bus error did not occur while the message was being sent bit 4 TXATIF: Transmit Attempts Exhausted Interrupt Pending bit <u>TXEN = 1</u> (FIFO is configured as a Transmit FIFO) 1 = Interrupt pending 0 = Interrupt not pending <u>TXEN = 0</u> (FIFO is configured as a Receive FIFO) Read as '0' Note 1: FIFOCI[4:0] gives a zero-indexed value to the message in the FIFO. If the FIFO is 4 messages deep (FSIZE = 5'h03) FIFOCI will take on a value of 0 to 3 depending on the state of the FIFO. 2: This bit is cleared when TXREQ is set or by writing a 0 using the SPI. | bit 6 | - | • | - | bit ⁽²⁾⁽³⁾ | | | | | |
| 0 = Message did not lose arbitration while being sent bit 5 TXERR: Error Detected During Transmission bit⁽²⁾⁽³⁾ 1 = A bus error occurred while the message was being sent 0 = A bus error did not occur while the message was being sent 0 = A bus error did not occur while the message was being sent bit 4 TXATIF: Transmit Attempts Exhausted Interrupt Pending bit TXEN = 1 (FIFO is configured as a Transmit FIFO) 1 = Interrupt pending 0 = Interrupt not pending TXEN = 0 (FIFO is configured as a Receive FIFO) | | | | | | | | | | |
| 1 = A bus error occurred while the message was being sent 0 = A bus error did not occur while the message was being sent bit 4 TXATIF: Transmit Attempts Exhausted Interrupt Pending bit <u>TXEN = 1</u> (FIFO is configured as a Transmit FIFO) 1 = Interrupt pending 0 = Interrupt not pending <u>TXEN = 0</u> (FIFO is configured as a Receive FIFO) Read as '0' Note 1: FIFOCI[4:0] gives a zero-indexed value to the message in the FIFO. If the FIFO is 4 messages deep (FSIZE = 5'h03) FIFOCI will take on a value of 0 to 3 depending on the state of the FIFO. 2: This bit is cleared when TXREQ is set or by writing a 0 using the SPI. | | • | | • | | | | | | |
| 1 = A bus error occurred while the message was being sent 0 = A bus error did not occur while the message was being sent bit 4 TXATIF: Transmit Attempts Exhausted Interrupt Pending bit <u>TXEN = 1</u> (FIFO is configured as a Transmit FIFO) 1 = Interrupt pending 0 = Interrupt not pending <u>TXEN = 0</u> (FIFO is configured as a Receive FIFO) Read as '0' Note 1: FIFOCI[4:0] gives a zero-indexed value to the message in the FIFO. If the FIFO is 4 messages deep (FSIZE = 5'h03) FIFOCI will take on a value of 0 to 3 depending on the state of the FIFO. 2: This bit is cleared when TXREQ is set or by writing a 0 using the SPI. | bit 5 | TXERR: Error | r Detected Durii | ng Transmissi | on bit ⁽²⁾⁽³⁾ | | | | | |
| bit 4 TXATIF: Transmit Attempts Exhausted Interrupt Pending bit <u>TXEN = 1</u> (FIFO is configured as a Transmit FIFO) 1 = Interrupt pending 0 = Interrupt not pending <u>TXEN = 0</u> (FIFO is configured as a Receive FIFO) Read as '0' Note 1: FIFOCI[4:0] gives a zero-indexed value to the message in the FIFO. If the FIFO is 4 messages deep (FSIZE = 5'h03) FIFOCI will take on a value of 0 to 3 depending on the state of the FIFO. 2: This bit is cleared when TXREQ is set or by writing a 0 using the SPI. | | 1 = A bus err | or occurred whi | ile the messag | ge was being s | | | | | |
| TXEN = 1 (FIFO is configured as a Transmit FIFO) I = Interrupt pending Interrupt not pending TXEN = 0 (FIFO is configured as a Receive FIFO) | bit 4 | | | | - | - | | | | |
| 1 = Interrupt pending 0 = Interrupt not pending <u>TXEN = 0</u> (FIFO is configured as a Receive FIFO) Read as '0' Note 1: FIFOCI[4:0] gives a zero-indexed value to the message in the FIFO. If the FIFO is 4 messages deep (FSIZE = 5'h03) FIFOCI will take on a value of 0 to 3 depending on the state of the FIFO. 2: This bit is cleared when TXREQ is set or by writing a 0 using the SPI. | | | • | | | | | | | |
| <u>TXEN = 0</u> (FIFO is configured as a Receive FIFO) Read as '0' Note 1: FIFOCI[4:0] gives a zero-indexed value to the message in the FIFO. If the FIFO is 4 messages deep (FSIZE = 5'h03) FIFOCI will take on a value of 0 to 3 depending on the state of the FIFO. 2: This bit is cleared when TXREQ is set or by writing a 0 using the SPI. | | 1 = Interrupt | pending | | - / | | | | | |
| Read as '0' Note 1: FIFOCI[4:0] gives a zero-indexed value to the message in the FIFO. If the FIFO is 4 messages deep (FSIZE = 5'h03) FIFOCI will take on a value of 0 to 3 depending on the state of the FIFO. 2: This bit is cleared when TXREQ is set or by writing a 0 using the SPI. | | | | | | | | | | |
| FIFOCI[4:0] gives a zero-indexed value to the message in the FIFO. If the FIFO is 4 messages deep (FSIZE = 5'h03) FIFOCI will take on a value of 0 to 3 depending on the state of the FIFO. This bit is cleared when TXREQ is set or by writing a 0 using the SPI. | | • | FO is configure | d as a Receive | e FIFO) | | | | | |
| (FSIZE = 5⁻h03) FIFOCI will take on a value of 0 to 3 depending on the state of the FIFO.2: This bit is cleared when TXREQ is set or by writing a 0 using the SPI. | | | | | | | O in 1 | naa daar | | |
| 2: This bit is cleared when TXREQ is set or by writing a 0 using the SPI. | | | | | | | | jes aeep | | |
| | | | | | - | - | o | | | |
| | | | | - | | | is reset. | | | |

REGISTER 4-30: CIFIFOSTAM – FIFO STATUS REGISTER m, (m = 1 TO 31) (CONTINUED) bit 3 RXOVIF: Receive FIFO Overflow Interrupt Flag bit <u>TXEN = 1</u> (FIFO is configured as a Transmit FIFO) Unused, Read as '0' TXEN = 0 (FIFO is configured as a Receive FIFO) 1 = Overflow event has occurred 0 = No overflow event has occurred TFERFFIF: Transmit/Receive FIFO Empty/Full Interrupt Flag bit bit 2 TXEN = 1 (FIFO is configured as a Transmit FIFO) Transmit FIFO Empty Interrupt Flag 1 = FIFO is empty 0 = FIFO is not empty; at least one message gueued to be transmitted <u>TXEN = 0</u> (FIFO is configured as a Receive FIFO) Receive FIFO Full Interrupt Flag 1 = FIFO is full 0 = FIFO is not full bit 1 TFHRFHIF: Transmit/Receive FIFO Half Empty/Half Full Interrupt Flag bit TXEN = 1 (FIFO is configured as a Transmit FIFO) Transmit FIFO Half Empty Interrupt Flag 1 = FIFO is \leq half full 0 = FIFO is > half full <u>TXEN = 0</u> (FIFO is configured as a Receive FIFO) Receive FIFO Half Full Interrupt Flag 1 = FIFO is \leq half full 0 = FIFO is < half full bit 0 TFNRFNIF: Transmit/Receive FIFO Not Full/Not Empty Interrupt Flag bit <u>TXEN = 1</u> (FIFO is configured as a Transmit FIFO) Transmit FIFO Not Full Interrupt Flag 1 = FIFO is not full 0 = FIFO is full TXEN = 0 (FIFO is configured as a Receive FIFO) Receive FIFO Not Empty Interrupt Flag 1 = FIFO is not empty, contains at least one message 0 = FIFO is empty Note 1: FIFOCI[4:0] gives a zero-indexed value to the message in the FIFO. If the FIFO is 4 messages deep (FSIZE = 5'h03) FIFOCI will take on a value of 0 to 3 depending on the state of the FIFO.

- 2: This bit is cleared when TXREQ is set or by writing a 0 using the SPI.
- 3: This bit is updated when a message completes (or aborts) or when the FIFO is reset.

| R-x | R-x | R-x | R-x | R-x | R-x | R-x | R-x |
|------------------|-----|------------------|-------|------------------|----------------|-----------------|-------|
| | | | FIFOU | A[31:24] | | | |
| bit 31 | | | | | | | bit 2 |
| R-x | R-x | R-x | R-x | R-x | R-x | R-x | R-x |
| | | | FIFOU | IA[23:16] | | | |
| bit 23 | | | | | | | bit 1 |
| R-x | R-x | R-x | R-x | R-x | R-x | R-x | R-x |
| | | | FIFOL | JA[15:8] | | | |
| bit 15 | | | | | | | bit |
| R-x | R-x | R-x | R-x | R-x | R-x | R-x | R-x |
| | | | FIFO | UA[7:0] | | | |
| bit 7 | | | | | | | bit |
| Legend: | | | | | | | |
| R = Readable bit | : | W = Writable bit | | U = Unimpler | mented bit, re | ead as '0' | |
| -n = Value at PO | R | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unki | nown |

REGISTER 4-31: CiFIFOUAm – FIFO USER ADDRESS REGISTER m, (m = 1 TO 31)

 t 31-0
 FIFOUA[31:0]: FIFO User Address bits

 <u>TXEN = 1</u> (FIFO is configured as a Transmit FIFO)

 A read of this register will return the address where the next message is to be written (FIFO head).

 <u>TXEN = 0</u> (FIFO is configured as a Receive FIFO)

 A read of this register will return the address where the next message is to be read (FIFO tail).

Note 1: This bit is not guaranteed to read correctly in Configuration mode and should only be accessed when the module is not in Configuration mode.


| REGISTER 4-32: | CIFLTCONm – FILTER CONTROL REGISTER m, (m = 0 TO 7) |
|-----------------------|---|
|-----------------------|---|

| | | 11.0 | | | | | |
|--|---|---|---|---|-----------------------------------|-----------------|--------|
| R/W-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 F3BP[4:0] ⁽¹⁾ | R/W-0 | R/W-0 |
| FLTEN3 | — | | | | F3BP[4:0](*) | | L:1 0 |
| bit 31 | | | | | | | bit 24 |
| R/W-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| FLTEN2 | _ | | | | F2BP[4:0] ⁽¹⁾ | | |
| bit 23 | | | | | | | bit 16 |
| R/W-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| FLTEN1 | _ | _ | | | F1BP[4:0] ⁽¹⁾ | | |
| bit 15 | | | | | | | bit 8 |
| R/W-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| FLTEN0 | _ | _ | | | F0BP[4:0] ⁽¹⁾ | | |
| bit 7 | | | | | | | bit (|
| <u> </u> | | | | | | | |
| Legend: | L 11 | \A/ \A/-:+ | 1. 14 | | | (0) | |
| R = Readable bit W = Writable bit | | | U = Unimplemented bit, read as '0' | | | | |
| | | | | | | | |
| -n = Value at l | POR | '1' = Bit is se ble Filter 3 to <i>i</i> | t Accept Messag | ʻ0' = Bit is cle ges bit | eared | x = Bit is unkı | nown |
| <u>-n = Value at l</u> bit 31 bit 30-29 | POR FLTEN3: Enal 1 = Filter is er 0 = Filter is di Unimplement | '1' = Bit is se ble Filter 3 to nabled sabled ted: Read as ' | Accept Messag | jes bit | eared | x = Bit is unkr | nown |
| -n = Value at I bit 31 bit 30-29 bit 28-24 | FLTEN3: Enal 1 = Filter is er 0 = Filter is di Unimplement F3BP[4:0]: Po 1_1111 = Mes | '1' = Bit is se ble Filter 3 to a nabled sabled ted: Read as ' binter to FIFO ssage matchin | Accept Messag | jes bit hits bits ⁽¹⁾ d in FIFO 31 | eared | x = Bit is unkr | nown |
| -n = Value at I bit 31 bit 30-29 | FLTEN3: Enal 1 = Filter is er 0 = Filter is di Unimplement F3BP[4:0]: Pot 1_1111 = Mes 1_1110 = Mes 0_0010 = Mes 0_0001 = Mes | '1' = Bit is se ble Filter 3 to a nabled sabled ted: Read as binter to FIFO ssage matchin ssage matchin ssage matchin | Accept Messag '0' when Filter 3 h ng filter is store ng filter is store ng filter is store ng filter is store | jes bit hits bits ⁽¹⁾ d in FIFO 31 d in FIFO 30 d in FIFO 2 d in FIFO 1 | | | nown |
| <u>-n = Value at l</u> bit 31 bit 30-29 bit 28-24 | FLTEN3: Enal 1 = Filter is er 0 = Filter is di Unimplement F3BP[4:0]: Po 1_1111 = Mes 1_1110 = Mes 0_0010 = Mes 0_0001 = Mes 0_0000 = Res FLTEN[2]: Enal 1 = Filter is er | '1' = Bit is se ble Filter 3 to a nabled sabled ted: Read as binter to FIFO ssage matchin ssage matchin ssage matchin ssage matchin served FIFO 0 able Filter 2 to nabled | Accept Messag '0' when Filter 3 h ng filter is store ng filter is store ng filter is store ng filter is store | jes bit hits bits ⁽¹⁾ d in FIFO 31 d in FIFO 30 d in FIFO 2 d in FIFO 1 ue and cannot | eared | | nown |
| -n = Value at I bit 31 bit 30-29 bit 28-24 bit 23 | FLTEN3: Enal 1 = Filter is er 0 = Filter is di Unimplement F3BP[4:0]: Po 1_1111 = Mes 1_1110 = Mes 0_0010 = Mes 0_0001 = Mes 0_0000 = Res FLTEN[2]: Enal 1 = Filter is er 0 = Filter is di | '1' = Bit is se ble Filter 3 to a nabled sabled ted: Read as ' binter to FIFO ssage matchin ssage matchin ssage matchin served FIFO 0 able Filter 2 to nabled isabled | Accept Messag when Filter 3 h ng filter is store ng filter is store ng filter is store ng filter is store is the TX Que Accept Messa | jes bit hits bits ⁽¹⁾ d in FIFO 31 d in FIFO 30 d in FIFO 2 d in FIFO 1 ue and cannot | | | nown |
| <u>-n = Value at l</u> bit 31 bit 30-29 bit 28-24 bit 23 bit 22-21 | FLTEN3: Enal 1 = Filter is er 0 = Filter is di Unimplement F3BP[4:0]: Pot 1_1111 = Mes 1_1110 = Mes 0_0010 = Mes 0_0001 = Mes 0_0000 = Res FLTEN[2]: Enal 1 = Filter is er 0 = Filter is di Unimplement | '1' = Bit is se ble Filter 3 to a habled sabled ted: Read as a binter to FIFO ssage matchin ssage matchin ssage matchin served FIFO 0 able Filter 2 to habled sabled ted: Read as a | Accept Messag when Filter 3 h ng filter is store ng filter is store ng filter is store is the TX Que Accept Messa | jes bit hits bits ⁽¹⁾ d in FIFO 31 d in FIFO 30 d in FIFO 2 d in FIFO 1 ue and cannot ages bit | | | nown |
| <u>-n = Value at I</u> bit 31 bit 30-29 bit 28-24 bit 23 | FLTEN3: Enal 1 = Filter is er 0 = Filter is di Unimplement F3BP[4:0]: Pot 1_1111 = Mes 1_1110 = Mes 0_0010 = Mes 0_0001 = Mes 0_0000 = Res FLTEN[2]: Ena 1 = Filter is er 0 = Filter is di Unimplement F2BP[4:0]: Pot 1_1111 = Mes | '1' = Bit is se ble Filter 3 to a nabled sabled ted: Read as a binter to FIFO ssage matchin ssage matchin ssage matchin served FIFO 0 able Filter 2 to nabled isabled ted: Read as a binter to FIFO ssage matchin | Accept Messag when Filter 3 h ng filter is store ng filter is store ng filter is store ng filter is store is the TX Que Accept Messa | its bits ⁽¹⁾ d in FIFO 31 d in FIFO 30 d in FIFO 2 d in FIFO 1 ue and cannot ages bit hits bits ⁽¹⁾ d in FIFO 31 | | | nown |
| <u>-n = Value at l</u> bit 31 bit 30-29 bit 28-24 bit 23 bit 22-21 | FLTEN3: Enal 1 = Filter is er 0 = Filter is di Unimplement F3BP[4:0]: Pot 1_1111 = Mes 1_1110 = Mes 0_0010 = Mes 0_0000 = Res FLTEN[2]: Enal 1 = Filter is er 0 = Filter is di Unimplement F2BP[4:0]: Pot 1_1111 = Mes 1_1110 = Mes 0_0010 = Mes 0_0010 = Mes 0_0010 = Mes | '1' = Bit is se ble Filter 3 to A nabled sabled ted: Read as a binter to FIFO ssage matchin ssage matchin ssage matchin served FIFO 0 able Filter 2 to nabled sabled ted: Read as a binter to FIFO ssage matchin ssage matchin ssage matchin ssage matchin | Accept Messag when Filter 3 h ng filter is store ng filter is store ng filter is store is the TX Que Accept Messa Accept Messa o' when Filter 2 h ng filter is store ng filter is store ng filter is store ng filter is store ng filter is store | jes bit hits bits ⁽¹⁾ d in FIFO 31 d in FIFO 30 d in FIFO 2 d in FIFO 1 ue and cannot ages bit hits bits ⁽¹⁾ d in FIFO 31 d in FIFO 30 d in FIFO 2 d in FIFO 1 | | es | nown |
| <u>-n = Value at l</u> bit 31 bit 30-29 bit 28-24 bit 23 bit 22-21 | FLTEN3: Enal 1 = Filter is er 0 = Filter is di Unimplement F3BP[4:0]: Pot 1_1111 = Mes 1_1110 = Mes 0_0010 = Mes 0_0000 = Res FLTEN[2]: Ena 1 = Filter is er 0 = Filter is di Unimplement F2BP[4:0]: Pot 1_1111 = Mes 1_1110 = Mes 0_0010 = Mes 0_0001 = Mes 0_0001 = Mes 0_0001 = Mes 0_0001 = Mes 0_0001 = Mes | '1' = Bit is se ble Filter 3 to a nabled sabled ted: Read as a binter to FIFO ssage matchin ssage matchin ssage matchin served FIFO 0 able Filter 2 to nabled isabled ted: Read as a binter to FIFO ssage matchin ssage matchin ssage matchin ssage matchin ssage matchin ssage matchin served FIFO 0 ble Filter 1 to a | Accept Messag when Filter 3 h ng filter is store ng filter is store ng filter is store is the TX Que Accept Messa Accept Messa o' when Filter 2 h ng filter is store ng filter is store ng filter is store ng filter is store ng filter is store | jes bit hits bits ⁽¹⁾ d in FIFO 31 d in FIFO 30 d in FIFO 2 d in FIFO 1 ue and cannot ages bit hits bits ⁽¹⁾ d in FIFO 31 d in FIFO 30 d in FIFO 2 d in FIFO 1 ue and cannot | : receive messag | es | nown |
| <u>-n = Value at I</u> bit 31 bit 30-29 bit 28-24 bit 23 bit 22-21 bit 20-16 | FLTEN3: Enal 1 = Filter is er 0 = Filter is di Unimplement F3BP[4:0]: Pot 1 _ 1111 = Mes 1 _ 1110 = Mes 0 _ 0010 = Mes 0 _ 0000 = Res FLTEN[2]: Ena 1 = Filter is er 0 = Filter is di Unimplement F2BP[4:0]: Pot 1 _ 1111 = Mes 1 _ 1110 = Mes 0 _ 0010 = Mes 0 _ 0001 = Mes 0 _ 0000 = Res | '1' = Bit is se ble Filter 3 to a nabled sabled ted: Read as a binter to FIFO ssage matchin ssage matchin ssage matchin served FIFO 0 able Filter 2 to nabled ted: Read as a binter to FIFO ssage matchin ssage matchin ssage matchin ssage matchin ssage matchin ssage matchin served FIFO 0 binter 1 to a nabled | Accept Messag when Filter 3 h ng filter is store ng filter is store ng filter is store is the TX Que Accept Messa Accept Messa o, when Filter 2 h ng filter is store ng filter is store ng filter is store ng filter is store ng filter is store o is the TX Que | jes bit hits bits ⁽¹⁾ d in FIFO 31 d in FIFO 30 d in FIFO 2 d in FIFO 1 ue and cannot ages bit hits bits ⁽¹⁾ d in FIFO 31 d in FIFO 30 d in FIFO 2 d in FIFO 1 ue and cannot | : receive messag | es | nown |

Note 1: This bit can only be modified if the corresponding filter is disabled (FLTEN = 0).

REGISTER 4-32: CIFLTCONM – FILTER CONTROL REGISTER m, (m = 0 TO 7) (CONTINUED)

| bit 12-8 | F1BP[4:0]: Pointer to FIFO when Filter 1 hits bits ⁽¹⁾ 1_1111 = Message matching filter is stored in FIFO 31 1_1110 = Message matching filter is stored in FIFO 30 |
|----------|--|
| | 0_0010 = Message matching filter is stored in FIFO 2 0_0001= Message matching filter is stored in FIFO 1 0_0000 = Reserved FIFO 0 is the TX Queue and cannot receive messages |
| bit 7 | FLTEN[0]: Enable Filter 0 to Accept Messages bit |
| | 1 = Filter is enabled0 = Filter is disabled |
| bit 6-5 | Unimplemented: Read as '0' |
| bit 4-0 | F0BP[4:0]: Pointer to FIFO when Filter 0 hits bits ⁽¹⁾ |
| | 1_1111 = Message matching filter is stored in FIFO 31 1_1110 = Message matching filter is stored in FIFO 30 |
| | 0_0010 = Message matching filter is stored in FIFO 2 0_0001 = Message matching filter is stored in FIFO 1 0_0000 = Reserved FIFO 0 is the TX Queue and cannot receive messages |



| U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|---------------|--------------|-------------------------------------|---------------|----------------------|-----------------|--------------------|--------|
| — | EXIDE | SID11 | | | EID[17:13] | | |
| bit 31 | | | | | | | bit 24 |
| | | D /// 0 | DAAUO | D /// 0 | D111 | D110 | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | | EIDĮ | [12:5] | | | |
| bit 23 | | | | | | | bit 16 |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | EID[4:0] | | | | SID[10:8] | |
| bit 15 | | | | | • | | bit 8 |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | | SID | [7:0] | | | |
| bit 7 | | | | | | | bit 0 |
| Legend: | | | | | | | |
| R = Readable | e bit | W = Writable | bit | U = Unimplei | mented bit, rea | ad as '0' | |
| -n = Value at | POR | '1' = Bit is set | | '0' = Bit is cleared | | x = Bit is unknown | |
| | | | | | | | |
| bit 31 | • | nted: Read as ' | | | | | |
| bit 30 | | nded Identifier E | nable bit | | | | |
| | If MIDE = 1: | | | | | | |
| | | nly messages w nly messages w | | | | | |
| bit 29 | | dard Identifier fil | | dentiner | | | |
| | | | | | | | |
| bit 28-11 | | xtended Identifie mode, these ar | | c for the first 10 | data hita | | |
| bit 10.0 | | | | | uala DIIS | | |
| bit 10-0 | 20[10:0]: S | tandard Identifie | er Inter Dits | | | | |
| | | | | | | | |

REGISTER 4-33: CIFLTOBJM – FILTER OBJECT REGISTER m,(m = 0 TO 31)

Note 1: This register can only be modified when the filter is disabled(CiFLTCON.FLTENm = 0).

| | | | | | , | | |
|---------------|-------------|--------------------------------------|----------------|---------------------|-----------------|-----------------|-------------|
| U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| — | MIDE | MSID11 | | | MEID[17:13] | | |
| bit 31 | | | | | | | bit 24 |
| | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | | MEID | 0[12:5] | | | |
| bit 23 | | | | | | | bit 16 |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | MEID[4:0] | | | | MSID[10:8] | |
| bit 15 | | | | | • | | bit 8 |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | | MSI | D[7:0] | | | |
| bit 7 | | | | | | | bit C |
| Legend: | | | | | | | |
| R = Readabl | e bit | W = Writable | bit | U = Unimpler | mented bit, rea | id as '0' | |
| -n = Value at | POR | '1' = Bit is set | | '0' = Bit is cle | | x = Bit is unki | nown |
| | | | | | | | |
| bit 31 | • | nted: Read as '0 | | | | | |
| bit 30 | | fier Receive mod | | | | | |
| | | only message typ oth standard and | • | | , . | | t in filter |
| bit 29 | | ndard Identifier | | - | | | |
| bit 28-11 | MEID[17:0]: | Extended Identi | fier Mask bits | 5 | | | |
| | In DeviceNe | t mode, these ar | e the mask b | its for the first 1 | 8 data bits | | |
| | | | | | | | |

| REGISTER 4-34: | CiMASKm - | - MASK | REGISTER m. | (m = 0 TO 31) |
|----------------|-------------|----------|---------------|----------------|
| KEGIJIEK 4-34. | CIWASKIII - | - IVIASA | KEGIJIEK III, | (11 – 0 10 31) |

MSID[10:0]: Standard Identifier Mask bits

bit 10-0

4.3 Message Memory

The MCP251863 device contains a 2 KB RAM that is used to store message objects. There are three different kinds of message objects:

- Table 4-5: Transmit Message Objects used by the TXQ and by TX FIFOs.
- Table 4-6: Receive Message Objects used by RX FIFOs.
- Table 4-7: TEF objects.

Figure 4-2 illustrates how message objects are mapped into RAM. The number of message objects for the TEF, the TXQ, and for each FIFO is configurable. Only the message objects for FIFO2 are shown in detail. The number of data bytes per message object (payload) is individually configurable for the TXQ and each FIFO.

FIFOs and message objects can only be configured in Configuration mode.

The TEF objects are allocated first. Space in RAM will only be reserved if CiCON.STEF = 1.

Next the TXQ objects are allocated. Space in RAM will only be reserved if CiCON.TXQEN = 1.

Next the message objects for FIFO1 through FIFO31 are allocated.

This highly flexible configuration results in an efficient usage of the RAM.

The addresses of the message objects depend on the selected configuration. The application does not have to calculate the addresses. The User Address field provides the address of the next message object to read from or write to.

4.3.1 RAM ECC

The RAM is protected with an Error Correction Code (ECC). The ECC logic supports Single Error Detection (SEC) and Double Error Detection (DED).

SEC/DED requires seven parity bits in addition to the 32 data bits.

Figure 4-3 shows the block diagram of the ECC logic.

4.3.1.1 ECC Enable and Disable

The ECC logic can be enabled by setting ECCCON.ECCEN. When ECC is enabled, the data written to the RAM is encoded, and the data read from RAM is decoded.

When the ECC logic is disabled, the data is written to RAM and the parity bits are taken from ECCCON.PARITY. This enables the testing of the ECC logic by the user. During a read, the parity bits are stripped out and the data is read back unchanged.


4.3.1.2 RAM Write

During a RAM write, the Encoder calculates the parity bits and adds the parity bits to the input data.


4.3.1.3 RAM READ

During a RAM read, the Decoder checks the output data from RAM for consistency and removes the parity bits. It corrects single bit errors and detects double bit errors.

| FIGURE 4-2: | MESSAGE MEMORY |
|-------------|----------------|
| | ORGANIZATION |







| | - -0. | | IMLOOAC | | | , | | | | | | |
|-------------------|------------------|------------------------|-------------------|-------------------|-------------------|---|-------------------|------------------|---|--|--|--|
| Word | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | | | |
| Т0 | 31:24 | | | | | | | | 2 25/17/9/1 24/16/8/0 | | | |
| T1 3 | 23:16 | EID[12:5] | | | | | | | | | | |
| | 15:8 | | | EID[4:0] | | | | SID[10:8] | - | | | |
| | 7:0 | | | | SID | [7:0] | | | | | | |
| T1 | 31:24 | | | | SEQ[| 22:15] | | | | | | |
| | 23:16 | | | | SEQ | [14:7] | | | | | | |
| | 15:8 | | | | SEQ[6:0] | | | | 7/9/1 24/16/8/0 10:8] | | | |
| | 7:0 | FDF | BRS | RTR | IDE | | DLC | [3:0] | | | | |
| T2 ⁽¹⁾ | 31:24 | Transmit Data Byte 3 | | | | | | | | | | |
| | 23:16 | | | | Transmit D | 0ata Byte 2 | | | | | | |
| | 15:8 | | | | Transmit D | 0ata Byte 1 | | | | | | |
| | 7:0 | | | | Transmit D | 0 Data Byte | | | | | | |
| Т3 | 31:24 | | | | Transmit D | 0ata Byte 7 | | | | | | |
| | 23:16 | | | | Transmit D | 0ata Byte 6 | | | | | | |
| | 15:8 | | | | Transmit D | 0ata Byte 5 | | | 24/16/8/0 | | | |
| | 7:0 | | | | Transmit D | 0ata Byte 4 | | | | | | |
| Ti | 31:24 | Transmit Data Byte n | | | | | | | | | | |
| | 23:16 | Transmit Data Byte n-1 | | | | | | | | | | |
| | 15:8 | | | | Transmit Da | ata Byte n-2 | | | | | | |
| | 7:0 | | | | Transmit Da | ata Byte n-3 | | | | | | |
| | | | | | | | | | | | | |

TABLE 4-5: TRANSMIT MESSAGE OBJECT (TXQ AND TX FIFO)

- bit T0.31-30 Unimplemented: Read as 'x'
- bit T0.29 SID11: In FD mode the standard ID can be extended to 12 bit using r1
- bit T0.28-11 EID[17:0]: Extended Identifier
- bit T0.10-0 SID[10:0]: Standard Identifier
- bit T1.31-9 SEQ[22:0]: Sequence to keep track of transmitted messages in Transmit Event FIFO
- bit T1.8 ESI: Error Status Indicator

In CAN to CAN gateway mode (CiCON.ESIGM=1), the transmitted ESI flag is a "logical OR" of T1.ESI and error passive state of the CAN FD Controller;

In normal mode ESI indicates the error status

- 1 = Transmitting node is error passive
- 0 = Transmitting node is error active
- bit T1.7 **FDF:** FD Frame; distinguishes between CAN and CAN FD formats
- bit T1.6 BRS: Bit Rate Switch; selects if data bit rate is switched
- bit T1.5 RTR: Remote Transmission Request; not used in CAN FD
- bit T1.4 **IDE:** Identifier Extension Flag; distinguishes between base and extended format
- bit T1.3-0 DLC[3:0]: Data Length Code

Note 1:Data Bytes 0-n: payload size is configured individually in control register (CiFIFOCONm.PLSIZE[2:0]).

| Word | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | | | |
|---|-------|---------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|--|--|
| R0 R1 R2 ⁽²⁾ R3 ⁽¹⁾ R3 ⁽¹⁾ | 31:24 | SID11 EID[17:13] | | | | | | | | | | |
| | 23:16 | EID[12:5] | | | | | | | | | | |
| | 15:8 | | | EID[4:0] | | | | SID[10:8] | | | | |
| | 7:0 | | | | SID | [7:0] | | | | | | |
| R1 | 31:24 | _ | _ | _ | _ | _ | _ | _ | _ | | | |
| | 23:16 | _ | _ | _ | _ | _ | _ | _ | _ | | | |
| | 15:8 | | | FILHIT[4:0] | | | _ | _ | 7/9/1 24/16/8/0 | | | |
| | 7:0 | FDF | BRS | RTR | IDE | | DLC | [3:0] | | | | |
| R2 ⁽²⁾ | 31:24 | | | | RXMSG | [31:24] | | | | | | |
| | 23:16 | | | | RXMSG | [S[23:16] | | | | | | |
| | 15:8 | | | | RXMSG | TS[15:8] | | | | | | |
| | 7:0 | | | | RXMSC | STS[7:0] | | | | | | |
| R3 ⁽¹⁾ | 31:24 | Receive Data Byte 3 | | | | | | | | | | |
| | 23:16 | | | | Receive D | ata Byte 2 | | | | | | |
| | 15:8 | | | | Receive D | ata Byte 1 | | | | | | |
| | 7:0 | | | | Receive D | ata Byte 0 | | | | | | |
| R4 | 31:24 | | | | Receive D | ata Byte 7 | | | | | | |
| | 23:16 | | | | Receive D | ata Byte 6 | | | | | | |
| | 15:8 | Receive Data Byte 5 | | | | | | | | | | |
| | 7:0 | | | | Receive D | ata Byte 4 | | | | | | |
| Ri | 31:24 | Receive Data Byte n | | | | | | | | | | |
| | 23:16 | | | | | ata Byte n-1 | | | | | | |
| R3 ⁽¹⁾ | 15:8 | | | | | ata Byte n-2 | | | | | | |
| | 7:0 | | | | Receive Da | ata Byte n-3 | | | | | | |

TABLE 4-6: RECEIVE MESSAGE OBJECT

bit R0.31-30 Unimplemented: Read as 'x'

- bit R0.29 SID[11]: In FD mode the standard ID can be extended to 12 bit using r1
- bit R0.28-11 EID[17:0]: Extended Identifier
- bit R0.10-0 **SID[10:0]:** Standard Identifier
- bit R1.31-16 Unimplemented: Read as 'x'
- bit R1.15-11 FILTHIT[4:0]: Filter Hit, number of filter that matched
- bit R1.10-9 Unimplemented: Read as 'x'
- bit R1.8 ESI: Error Status Indicator
 - 1 = Transmitting node is error passive
 - 0 = Transmitting node is error active
- bit R1.7 **FDF:** FD Frame; distinguishes between CAN and CAN FD formats
- bit R1.6 **BRS:** Bit Rate Switch; indicates if data bit rate was switched
- bit R1.5 RTR: Remote Transmission Request; not used in CAN FD
- bit R1.4 IDE: Identifier Extension Flag; distinguishes between base and extended format
- bit R1.3-0 **DLC[3:0]:** Data Length Code
- bit R2.31-0 RXMSGTS[31:0]: Receive Message Time Stamp
- Note 1: RXMOBJ: Data Bytes 0-n: payload size is configured individually in the FIFO control register (CiFIFOCONm.PLSIZE[2:0]).
 2: R2 (RXMSGTS) only exits in objects where CiFIFOCONm.RXTSEN is set.

| Word | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------------|-------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| TE0 | 31:24 | — | _ | SID11 | | | EID[17:13] | | |
| | 23:16 | EID[12:5] | | | | | | | |
| | 15:8 | | | EID[4:0] | | | | SID[10:8] | |
| | 7:0 | | | | SID | [7:0] | | | |
| TE1 | 31:24 | | | | SEQ[2 | 22:15] | | | |
| | 23:16 | | | | SEQ | 14:7] | | | |
| | 15:8 | | | | SEQ[6:0] | | | | ESI |
| | 7:0 | FDF | BRS | RTR | IDE | | DLC | [3:0] | |
| TE2 ⁽¹⁾ | 31:24 | | | | TXMSG1 | S[31:24] | | | |
| | 23:16 | | | | TXMSG1 | S[23:16] | | | |
| | 15:8 | | | | TXMSG | TS[15:8] | | | |
| | 7:0 | | | | TXMSG | TS[7:0] | | | |

TABLE 4-7: TRANSMIT EVENT FIFO OBJECT

bit TE0.31-30 Unimplemented: Read as 'x'

- bit TE0.29 SID11: In FD mode the standard ID can be extended to 12 bit using r1
- bit TE0.28-11 EID[17:0]: Extended Identifier
- bit TE0.10-0 SID[10:0]: Standard Identifier
- bit TE1.31-9 **SEQ[22:0]:** Sequence to keep track of transmitted messages
- bit TE1.8 ESI: Error Status Indicator
 - 1 = Transmitting node is error passive
 - 0 = Transmitting node is error active
- bit TE1.7 **FDF:** FD Frame; distinguishes between CAN and CAN FD formats
- bit TE1.6 BRS: Bit Rate Switch; selects if data bit rate is switched
- bit TE1.5 RTR: Remote Transmission Request; not used in CAN FD
- bit TE1.4 **IDE:** Identifier Extension Flag; distinguishes between base and extended format
- bit TE1.3-0 **DLC[3:0]:** Data Length Code
- bit TE2.31-0 **TXMSGTS[31:0]:** Transmit Message Time Stamp⁽¹⁾
- Note 1: TE2 (TXMSGTS) only exits in objects where CiTEFCON.TEFTSEN is set.

5.0 SPI INTERFACE

The MCP251863 device is designed to interface directly with a Serial Peripheral Interface port available on most microcontrollers. The SPI in the microcontroller must be configured in mode 0, 0 or 1, 1 in 8-bit operating mode.

SFR and Message Memory (RAM) are accessed using SPI instructions. Figure 5-1 illustrates the generic format of the SPI instructions (SPI mode 0, 0). Each instruction starts with driving nCS low (falling edge on nCS). The 4-bit command and the 12-bit address are shifted into SDI on the rising edge of SCK. During a write instruction, data bits are shifted into SDI on the rising edge of SCK. During a read instruction, data bits are shifted out of SDO on the falling edge of SCK. One or more data bytes are transfered with one instruction. Data bits are updated on the falling edge of SCK and must be valid on the rising edge of SCK. Each instruction ends with driving nCS high (rising edge on nCS).



Refer to Figure 9-1 for detailed input and output timing for both mode 0, 0 and mode 1, 1.

Table 5-1 lists the SPI instructions and their format.

- Note 1: The frequency of SCK has to be less than or equal to 0.85 * half the frequency of SYSCLK. This ensures that the synchronization between SCK and SYSCLK works correctly.
 - 2: In order to minimize the Sleep current, the SDO pin of the MCP251863 device must not be left floating while the device is in Sleep mode. This can be achieved by enabling a pull-up or pull-down resistor inside the MCU on the pin that is connected to the SDO pin, while the MCP251863 device is in Sleep mode.




TABLE 5-1: SPI INSTRUCTIONS

| Name | Format | Description |
|------------|---|--|
| RESET | C = 0b0000; A = 0x000 | Resets internal registers to default state; selects Configuration mode. |
| READ | C = 0b0011; A; D = SDO | Read SFR/RAM from address A. |
| WRITE | C = 0b0010; A; D = SDI | Write SFR/RAM to address A. |
| READ_CRC | C = 0b1011; A; N; D = SDO; CRC = SDO | Read SFR/RAM from address A. N data bytes. Two bytes CRC. CRC is calculated on C, A, N and D. |
| WRITE_CRC | C = 0b1010; A; N; D = SDI; CRC = SDI | Write SFR/RAM to address A. N data bytes. Two bytes CRC. CRC is calculated on C, A, N and D. |
| WRITE_SAFE | C = 0b1100; A; D = SDI; CRC = SDI | Write SFR/RAM to address A. Check CRC before write. CRC is calculated on C, A and D. |

Legend: C = Command (4 bit), A = Address (12 bit), D = Data (1 to n bytes), N = Number of Bytes (1 byte), CRC (2 bytes)

5.1 SFR Access

The SFR access is byte-oriented. Any number of data bytes can be read or written with one instruction. The address is incremented by one automatically after every data byte. The address rolls over from $0 \times FFF$ to 0×000 .

The following SPI instructions only show the different fields and their values. Every instruction follows the generic format illustrated in Figure 5-1.

5.1.1 RESET

Figure 5-2 illustrates the RESET instruction. The instruction starts with nCS going low. The Command (C[3:0] = 0b0000) is followed by the Address (A[11:0] = 0x000). The instruction ends when nCS goes high.

The RESET instruction should only be issued after the device enters Configuration mode. All SFR and State Machines are reset same as during a Power-on Reset (POR), and the device transitions immediately to Configuration mode.

The Message Memory is not changed.

The actual reset happens at the end of the instruction when nCS goes high.

5.1.2 SFR READ – READ

Figure 5-3 illustrates the READ instruction, while accessing SFR. The instruction starts with nCS going low. The Command (C[3:0] = 0b0011), is followed by the Address (A[11:0]). Afterwards, the data byte from address A (DB[A]) is shifted out, followed by the data byte from address A+1 (DB[A+1]). Any number of data bytes can be read. The instruction ends when nCS goes high.

5.1.3 SFR WRITE – WRITE

Figure 5-4 illustrates the WRITE instruction, while accessing SFR. The instruction starts with nCS going low. The Command (C[3:0] = 0b0010), is followed by the Address (A[11:0]). Afterwards, the data byte is shifted into address A (DB[A]), next into address A+1 (DB[A+1]). Any number of data bytes can be written. The instruction ends when nCS goes high.

| Note: | The bit fields in the IOCON register must |
|-------|---|
| | be written using the single data byte SFR |
| | WRITE instructions. |

Data bytes are written to the register with the falling edge on SCK following the 8^{th} data bit.

FIGURE 5-2: RESET INSTRUCTION

nCS Low 0b0000 0x000 nCS High

FIGURE 5-3: SFR READ INSTRUCTION

| | | | | | 1 | | |
|---------|--------|---------|-------|---------|---|-----------|----------|
| nCS Low | 0b0011 | A<11:0> | DB[A] | DB[A+1] | | DB[A+n-1] | nCS High |
| | | | | | l | | |

FIGURE 5-4: SFR WRITE INSTRUCTION

| | | nCS Low | 0b0010 | A<11:0> | DB[A] | DB[A+1] |] | DB[A+n-1] | nCS High |
|--|--|---------|--------|---------|-------|---------|---|-----------|----------|
|--|--|---------|--------|---------|-------|---------|---|-----------|----------|

5.2 Message Memory Access

The Message Memory (RAM) access is word-oriented (4 bytes at a time). Any multiple of 4 data bytes can be read or written with one instruction. The address is incremented by one automatically after every data byte. The address rolls over from $0 \times BFF$ to 0×400 .

Writes and Reads must be word-aligned. The lower two bits of the address are always assumed to be 0. It is not possible to do unaligned reads/writes.

The following SPI instructions only show the different fields and their values. Every instruction follows the generic format illustrated in Figure 5-1.

5.2.1 MESSAGE MEMORY READ – READ

Figure 5-5 illustrates the READ instruction, while accessing RAM. The instruction starts with nCS going low. The Command (C[3:0] = 0b0011), is followed by the Address (A[11:0]). Afterwards, the data byte from address A (DB[A]) is shifted out, followed by data byte from address A+1 (DB[A+1]). The instruction ends when nCS goes high.

Read commands from RAM must always read a multiple of 4 data bytes. A word is internally read from RAM after the address field, and after every fourth data byte read on the SPI. In case nCS goes high before a multiple of 4 data bytes is read on SDO, the incomplete read should be discarded by the microcontroller.

5.2.2 MESSAGE MEMORY WRITE – WRITE

Figure 5-6 illustrates the WRITE instruction, while accessing RAM. The instruction starts with nCS going low. The Command (C[3:0] = 0b0010), is followed by the Address (A[11:0]). Afterwards, the data byte is shifted into address A (DB[A]), next into address A+1 (DB[A+1]). The instruction ends when nCS goes high.

Write commands must always write a multiple of 4 data bytes. After every fourth data byte, with the falling edge on SCK, the RAM Word gets written. In case nCS goes high before a multiple of 4 data bytes is received on SDI, the data of the incomplete Word will not be written to RAM.

FIGURE 5-5: MESSAGE MEMORY READ INSTRUCTION

| nCS L | w 0b0011 | A<11:0> | | DW | /[A] | | nCS High | |
|-------|----------|---------|-------|---------|---------|---------|-------------|--|
| | 000011 | A311.02 | DB[A] | DB[A+1] | DB[A+2] | DB[A+3] | 1100 Tilgit | |

FIGURE 5-6: MESSAGE MEMORY WRITE INSTRUCTION

| nCS Low 0b0010 | A<11:0> | | DV | /[A] | | |
|----------------|---------|-------|---------|---------|---------|------------|
| | A<11.02 | DB[A] | DB[A+1] | DB[A+2] | DB[A+3] | - nCS High |

5.3 SPI Commands with CRC

In order to detect or avoid bit errors during SPI communication, SPI commands with CRC are available.

5.3.1 CRC CALCULATION

The CRC is calculated in parallel with the SPI shift register (see Figure 5-7).


When nCS is asserted, the CRC calculator is reset to 0xFFFF.

The result of the CRC calculation is available after the Data section of a CRC command. The result of the CRC calculation is written to the CRC register in case a CRC mismatch is detected. In case of a CRC mismatch, CRC.CRCERRIF is set.

FIGURE 5-7: CRC CALCULATION

The MCP251863 device uses the following generator polynomial: CRC-16/USB (0x8005). CRC-16 detects all single and double-bit errors, all errors with an odd number of bits, all burst errors of length 16 or less, and most errors for longer bursts. This allows an excellent detection of SPI communication errors that can happen in the system, and heavily reduces the risk of miscommunication, even under noisy environments.

The maximum number of data bits is used while reading and writing TX or RX Message Objects. A RX Message Object with 64 Bytes of data + 12 Bytes ID and Time Stamp contains 76 Bytes or 608 bits. In comparison, USB data packets contain up to 1024 bits. CRC-16 has a Hamming Distance of 4 up to 1024 bits.



5.3.2 SFR READ WITH CRC – READ_CRC

Figure 5-8 illustrates the READ_CRC instruction, while accessing SFR. The instruction starts with nCS going low. The Command (C[3:0] = 0b1011) is followed by the Address (A[11:0]) and the number of data bytes (N[7:0]). Afterwards, the data byte from address A (DB[A]) is shifted out, followed by the data byte from address A+1 (DB[A+1]). Any number of data bytes can be read. Next the CRC is shifted out (CRC[15:0]). The instruction ends when nCS goes high.

The CRC is provided to the microcontroller. The microcontroller checks the CRC. No interrupt is generated on CRC mismatch during a READ_CRC command inside the MCP251863 device.

If nCS goes high before the last byte of the CRC is shifted out, a CRC Form Error interrupt is generated: CRC.FERRIF.

5.3.3 SFR WRITE WITH CRC – WRITE_CRC

Figure 5-9 illustrates the WRITE_CRC instruction, while accessing SFR. The instruction starts with nCS going low. The Command (C[3:0] = 0b1010) is followed by the Address (A[11:0]) and the number of data bytes (N[7:0]). Afterwards, the data byte is shifted into address A (DB[A]), next into address A+1 (DB[A+1]). Any number of data bytes can be written. Next the CRC is shifted in (CRC[15:0]). The instruction ends when nCS goes high.

The SFR is written to the register after the data byte was shifted in on SDI, with the falling edge on SCK. Data bytes are written to the register before the CRC is checked.

The CRC is checked at the end of the write access. In case of a CRC mismatch, a CRC Error interrupt is generated: CRC.CRCERRIF.

If nCS goes high before the last byte of the CRC is shifted in, a CRC Form Error interrupt is generated: CRC.FERRIF.

MCP251863

FIGURE 5-8: SFR READ WITH CRC INSTRUCTION InCS Low 0b1011 A<11:0> N<7:0> DB[A] DB[A+1] ---- DB[A+n-1] CRC<15:8> CRC<7:0> nCS High

FIGURE 5-9: SFR WRITE WITH CRC INSTRUCTION

| InCS Low 0b1010 A<11:0> N<7:0> DB[A] DB[A+1] DB[A+n-1] CRC<15:8> CRC<7:0> nCS High | | | | | | | | | | _ |
|---|---------|--------|---------|--------|-------|---------|---------------|-----------|----------|----------|
| | nCS Low | 0b1010 | A<11:0> | N<7:0> | DB[A] | DBIA+11 | DB[A+n-1] | CRC<15:8> | CRC<7:0> | nCS High |

5.3.4 SFR WRITE SAFE WITH CRC – WRITE_SAFE

This instruction ensures that only correct data is written to the SFR.

Figure 5-10 illustrates the WRITE_SAFE instruction, while accessing SFR. The instruction starts with nCS going low. The Command (C[3:0] = 0b1100) is followed by the Address (A[11:0]). Afterwards, one data byte is shifted into address A (DB[A]). Next the CRC (CRC[15:0]) is shifted in. The instruction ends when nCS goes high.

The data byte is only written to the SFR after the CRC is checked and if it matches.

If the CRC mismatches, the data byte is not written to the SFR and a CRC Error interrupt is generated: CRC.CRCERRIF.

If nCS goes high before the last byte of the CRC is shifted in, a CRC Form Error interrupt is generated: CRC.FERRIF.

FIGURE 5-10: SFR WRITE SAFE WITH CRC INSTRUCTION

| nCS Low | 0b1100 | A<11:0> | DB[A] | CRC<15:8> | CRC<7:0> | nCS High | |
|---------|--------|---------|-------|-----------|----------|----------|--|
| | | | | | | | |

5.3.5 MESSAGE MEMORY READ WITH CRC – READ_CRC

Figure 5-11 illustrates the READ_CRC instruction, while accessing RAM. The instruction starts with nCS going low. The Command (C[3:0] = 0b1011) is followed by the Address (A[11:0]) and the number of data Words (N[7:0]). Afterwards, the data byte from address A (DB[A]) is shifted out, followed by data byte from address A+1 (DB[A+1]). Next the CRC (CRC[15:0]) is shifted out. The instruction ends when nCS goes high.

Writes and Reads must be word-aligned. The lower two bits of the address are always assumed to be 0. It is not possible to do unaligned reads/writes.

Read commands should always read a multiple of 4 data bytes. A word is internally read from RAM after the "N" field and after every fourth data byte read on the SPI. In case nCS goes high before a multiple of 4 data bytes are read on SDO, the incomplete read should be discarded by the microcontroller.

The CRC is provided to the microcontroller. The microcontroller checks the CRC. No interrupt is generated on CRC mismatch during a READ_CRC command inside the MCP251863 device. If nCS goes high before the last byte of the CRC is shifted out, a CRC Form Error interrupt is generated: CRC.FERRIF.

5.3.6 MESSAGE MEMORY WRITE WITH CRC – WRITE_CRC

Figure 5-12 illustrates the WRITE instruction accessing the RAM. The instruction starts with nCS going low. The Command (C[3:0] = 0b1010) is followed by the Address (A[11:0]) and the number of data Words (N[7:0]). Afterwards, the data byte is shifted into address A (DB[A]), next into address A+1 (DB[A+1]). Next the CRC (CRC[15:0]) is shifted in. The instruction ends when nCS goes high.

Write commands must always write a multiple of 4 data bytes. After every fourth data byte, with the falling edge on SCK, the RAM gets written. In case nCS goes high before a multiple of 4 data bytes is received on SDI, the data of the incomplete Word will not be written to RAM.

The CRC is checked at the end of the write access. In case of a CRC mismatch, a CRC interrupt is generated: CRC.CRCERRIF.

If nCS goes high before the last byte of the CRC is shifted in, a CRC interrupt is generated: CRC.FERRIF.

FIGURE 5-11: MESSAGE MEMORY READ WITH CRC INSTRUCTION

| CS Low 0b1011 | A<11:0> | N<7:0> | DW[A] | | | | CRC<15:8> | CRC<7:0> | nCS Hiah |
|---------------|---------|---------|-------|---------|---------|---------|-----------|----------|-----------|
| | A-11.02 | 11-1.0- | DB[A] | DB[A+1] | DB[A+2] | DB[A+3] | 010-10.02 | 010-1.0- | IICS High |

FIGURE 5-12: MESSAGE MEMORY WRITE WITH CRC INSTRUCTION

| nCS Low | 0b1010 | A<11:0> | N<7:0> | | DW | CRC<15:8> | CRC<7:0> | nCS Hiah | | |
|----------|--------|---------|--------|-------|---------|-----------|----------|-----------|----------|------------|
| IICS LOW | 001010 | A 11.02 | N~7.02 | DB[A] | DB[A+1] | DB[A+2] | DB[A+3] | 010-10.02 | 010-1.0- | neo riigii |

5.3.7 MESSAGE MEMORY WRITE SAFE WITH CRC – WRITE SAFE

This instruction ensures that only correct data is written to RAM.

Figure 5-10 illustrates the WRITE_SAFE instruction, while accessing RAM. The instruction starts with nCS going low. The Command (C[3:0] = 0b1100) is followed by the Address (A[11:0]). Afterwards, the data byte is shifted into address A (DB[A]), next into

address A+1 (DB[A+1]), A+2 (DB[A+2]), and A+3 (DB[A+3]) respectively. Next the CRC (CRC[15:0]) is shifted in. The instruction ends when nCS goes high.

The data word is only written to RAM after the CRC is checked and if it matches.

If the CRC mismatches, the data word is not written to RAM and a CRC Error interrupt is generated: CRC.CRCERRIF.

If nCS goes high before the last byte of the CRC is shifted in, a CRC interrupt is generated: CRC.FERRIF.

FIGURE 5-13: MESSAGE MEMORY WRITE SAFE WITH CRC INSTRUCTION

| DCS LOW | DW[A] | | | | | | CRC<15:8> | CRC<7:0> | nCS High |
|----------|--------|---------|-------|---------|---------|---------|-----------|----------|-----------|
| IICS LOW | 001100 | A<11.02 | DB[A] | DB[A+1] | DB[A+2] | DB[A+3] | CRC<13.02 | 0001.02 | IICS High |

6.0 OSCILLATOR

Figure 6-1 shows the block diagram of the oscillator in the MCP251863 device. The oscillator system generates the SYSCLK, which is used in the CAN FD Controller module and for RAM accesses. It is recommended by the CAN FD community to use either a 40 or 20 MHz SYSCLK. The time reference for clock generation can be an external 40, 20 or 4 MHz crystal, ceramic resonator or external clock.

The OSC register controls the oscillator. The PLL can be enabled to multiply the 4 MHz clock by 10.

The internal 40/20 MHz can be divided by two.

The internally generated clock can be divided and provided on the CLKO pin.




FIGURE 6-1: MCP251863 OSCILLATOR BLOCK DIAGRAM

7.0 I/O CONFIGURATION

The IOCON register is used to configure the I/O pins:

- CLKO/SOF: select Clock Output or Start of Frame.
- TXCANOD: TXCAN can be configured as Push-Pull or as Open Drain output. Open Drain outputs allows the user to connect multiple controllers together to build a CAN network without using a transceiver.
- INTO and INT1 can be configured as GPIO with similar registers as in the PIC microcontrollers or as Transmit and Receive interrupts.
- INT0/GPIO0/XSTBY can also be used to automatically control the standby pin of the transceiver.

FIGURE 7-1: INTERRUPT PINS


• INTOD: The interrupt pins can be configured as open-drain or push/pull outputs.

7.0.1 INTERRUPT PINS

The MCP251863 device contains three different interrupt pins, see Figure 7-1:

- INT is asserted on any interrupt in the CiINT register (xIF & xIE), including the RX and TX interrupts.
- INT1/GPIO1 can be configured as GPIO or RX interrupt pin (CIINT.RXIF & RXIE).
- INT0/GPIO0 can be configured as GPIO or TX interrupt pin (CiINT.TXIF & TXIE).

All interrupt pins are active low.




8.0 CAN FD TRANSCEIVER

8.1 Operating Modes of the Transceiver

The transceiver supports three operating modes: Unpowered, Standby and Normal. These modes can be selected via the STBY pin. See Figure 8-1 and Table 8-1 for a description of the operating modes.





| Mada | Inp | uts | Outputs | | | |
|--------------------|---------------------|------------------|---------------|-----------------------|--|--|
| Mode | STBY | Pin TXD | CAN FD Driver | Pin RXD | | |
| Unpowered | X ⁽¹⁾ | X ⁽¹⁾ | Recessive | Recessive | | |
| Standby | HIGH | X ⁽¹⁾ | Recessive | Active ⁽²⁾ | | |
| Normal | LOW | LOW | Dominant | LOW | | |
| | LOW | HIGH | Recessive | HIGH | | |
| Note 1: Irrelevant | | | | | | |
| 2: Reflects the bu | is only for wake-up | | | | | |

TABLE 8-1: OPERATING MODES

8.1.1 NORMAL MODE

A low level on the STBY pin together with a high level on pin TXD selects the Normal mode. In this mode the transceiver is able to transmit and receive data via the CANH and CANL bus lines (see Figure 1-1). The output driver stage is active and drives data from the TXD input to the CAN bus. The high-speed comparator (HSC) converts the analog data on the bus lines into digital data which is output to the RXD pin. The bus biasing is set to $V_{VCC}/2$ and the undervoltage monitoring of VCC is active.


The slope of the output signals on the bus lines is controlled and optimized in a way that guarantees the lowest possible electromagnetic emission (EME).

To switch the device in normal operating mode, set the STBY pin to low and the TXD pin to high (see Table 8-1 and Figure 8-2). The STBY pin provides a pull-up resistor to VIO, thus ensuring a defined level if the pin is open.

Please note that the device cannot enter Normal mode as long as TXD is at ground level.

The switching into Normal mode is depicted in the following figure.

FIGURE 8-2: SWITCHING FROM STANDBY MODE TO NORMAL MODE



8.1.2 STANDBY MODE

A high level on the STBY pin selects Standby mode. In this mode the transceiver is not able to transmit or correctly receive data via the bus lines. The transmitter and the high-speed comparator (HSC) are switched off to reduce current consumption.

8.1.2.1 Remote Wake-up via the CAN Bus

In Standby mode the bus lines are biased to ground to reduce current consumption to a minimum. The MCP251863 monitors the bus lines for a valid wake-up pattern as specified in the ISO 11898-2: 2016. This filtering helps to avoid spurious wake-up events, which would be triggered by scenarios such as a dominant clamped bus or by a dominant phase due to noise, spikes on the bus, automotive transients, or EMI.


The wake-up pattern consists of at least two consecutive dominant bus levels for a duration of at least t_{Filter} , each separated by a recessive bus level with a duration of at least t_{Filter} . Dominant or recessive bus levels shorter than t_{Filter} are always being ignored. The complete dominant-recessive-dominant pattern as shown in Figure 8-3, must be received within the bus wake-up time-out time t_{Wake} to be recognized as a valid wake-up pattern. Otherwise, the internal wake-up logic is reset and then the complete wake-up event. Pin RXD remains at high level until a valid wake-up event has been detected.

During Normal mode, at a VCC undervoltage condition or when the complete wake-up pattern is not received within t_{Wake}, no wake-up is signaled at the RXD pin.

When a valid CAN wake-up pattern is detected on the bus the RXD pin switches to low, to signal a wake-up request. A transition to Normal mode is not triggered until the STBY pin is forced back to low by the microcontroller.

MCP251863





8.2 Fail-safe Features

8.2.1 TXD DOMINANT TIME-OUT FUNCTION

A TXD dominant time-out timer is started when the TXD pin is set to low. If the low state on the TXD pin persists for longer than $t_{to(dom)TXD}$, the transmitter is disabled, releasing the bus lines to the recessive state. This function prevents a hardware and/or software application failure from driving the bus lines to a permanent dominant state (blocking all network communications). The TXD dominant time-out timer is reset when the TXD pin is set to high. If the low state on the TXD pin was longer than $t_{to(dom)TXD}$, then the TXD pin has to be set to high longer 4 µs in order to reset the TXD dominant time-out timer.

8.2.2 INTERNAL PULL-UP STRUCTURE AT THE TXD AND STBY INPUT PINS

The TXD and STBY pins have an internal pull-up to VIO. This ensures a safe, defined state in case one or both pins are left floating. Pull-up currents flow in these pins in all states, meaning all pins should be in high state during Standby mode to minimize the current consumption.

8.2.3 UNDERVOLTAGE DETECTION ON PIN VCC


If V_{VCC} or V_{VIO} drops below its undervoltage detection levels (V_{uvd(VCC)} and V_{uvd(VIO)})(see Section 9.4, CAN FD Transceiver Characteristics), the transceiver switches off and disengages from the bus until V_{VCC} and V_{VIO} have recovered. The low-power wake-up comparator is only switched off during a VCC and VIO undervoltage. The logic state of the STBY pin is ignored until the V_{VCC} voltage or V_{VIO} voltage has recovered.

8.2.4 BUS WAKE UP ONLY AT DEDICATED WAKE-UP PATTERN

Due to the implementation of the wake-up filtering the MCP251863 does not wake-up when the bus is in a long dominant phase, it only wakes up at a dedicated wake-up pattern as specified in the ISO 11898-2: 2016. For a valid wake-up at least two consecutive dominant bus levels with a duration of at least t_{Filter}, each separated by a recessive bus level with a duration of at least t_{Filter}, must be received via the bus. Dominant or recessive bus levels shorter than t_{Filter} are always being ignored. The complete dominant-recessive-dominant pattern as shown in Figure 8-3, must be received within the bus wake-up time-out time t_{Wake} to be recognized as a valid wake-up pattern. This filtering results in a higher robustness against EMI and transients, and therefore significantly reduces the risk of an unwanted bus wake-up.

8.2.5 OVERTEMPERATURE PROTECTION

The output drivers are protected against overtemperature conditions. If the junction temperature exceeds the shutdown junction temperature, T_{Jsd} , the output drivers are disabled until the junction temperature drops below T_{Jsd} and the TXD pin is at high level again. The TXD condition ensures that output driver oscillations due to temperature drift are avoided.




8.2.6 SHORT-CIRCUIT PROTECTION OF THE BUS PINS

The CANH and CANL bus outputs are short-circuit protected, either against GND or a positive supply voltage. A current-limiting circuit protects the transceiver against damage. If the device is heating up due to a continuous short on CANH or CANL, the internal overtemperature protection switches the bus transmitter off.

8.2.7 RXD RECESSIVE CLAMPING

This fail-safe feature prevents the controller from sending data on the bus if its RXD is clamped to HIGH (i.e., recessive). That is, if the RXD pin cannot signalize a dominant bus condition, for example, because it is shorted to VCC, the transmitter in the MCP251863 is disabled to avoid possible data collisions on the bus. In Normal mode, the device permanently compares the state of the high-speed comparator (HSC) with the state of the RXD pin. If the HSC indicates a dominant bus state for more than t_{RC_det} without the RXD pin doing the same, a recessive clamping situation is detected and the transceiver is forced into Silent mode. This Fail-Safe mode is released by either entering Standby or Unpowered mode, or when the RXD pin is showing a dominant (i.e., low) level again.

MCP251863



9.0 ELECTRICAL SPECIFICATIONS

9.1 Absolute Maximum Ratings^(†)

| DC Voltage at CANH, CANL (V _{CANH} , V _{CANL})–27 to +42 | |
|--|----|
| Transient Voltage at CANH, CANL (according to ISO 7637 part 2) (V _{CANH} , V _{CANL})150 to +100 | |
| Max. differential bus voltage (V _{Diff})–5 to +18 | SV |
| VDD |)V |
| Vcc0.3V to 5.5 | δV |
| DC Voltage at all other CAN FD Controller pins w.r.t GND0.3V to VDD + 0.3 | 3V |
| DC Voltage at all other CAN FD Transceiver pins w.r.t GND0.3V to VCC + 0.3 | 3V |
| Virtual Junction Temperature CAN FD Controller, TvJ (IEC60747-1)40°C to +165° | Ċ |
| Virtual Junction Temperature CAN FD Transceiver (T _{vJ})–40°C to +175° | °C |
| ESD according to IBEE CAN EMC - Test specification following IEC 61000-4-2 — Pin CANH, CANL | V |
| ESD (HBM following STM5.1 with 1.5 k $\Omega/100$ pF) - Pins CANH, CANL to GND ±6 k | V |
| Soldering temperature of leads (10 seconds)+300° | Ċ |
| ESD protection on all pins (IEC 801; Human Body Model)±4 k | ٢V |
| ESD protection on all pins (IEC 801; Machine Model)±100 | V |
| ESD protection on all pins (IEC 801; Charge Device Model)±750 |)V |

† Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those conditions, or any other conditions above those indicated in the operational listings of this specification, is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

9.2 Temperature Specifications

| Parameters | Sym. | Min. | Тур. | Max. | Units |
|-------------------------------------|-----------------------|------|------|------|-------|
| Temperature Ranges - E Type | | | | | |
| Operating Temperature Range | TA | -40 | _ | +125 | °C |
| Storage Temperature Range | TA | -55 | _ | +150 | °C |
| Thermal Shutdown of the Bus Drivers | T _{vJsd} | 150 | | 195 | °C |
| Thermal Shutdown Hysteresis | T _{vJsd_hys} | — | 15 | | °C |
| Temperature Ranges - H Type | | | • | | |
| Operating Temperature Range | TA | -40 | _ | +150 | °C |
| Storage Temperature Range | TA | -55 | _ | +150 | °C |
| Thermal Shutdown of the Bus Drivers | T _{vJsd} | 170 | _ | 195 | °C |
| Thermal Shutdown Hysteresis | T _{vJsd_hys} | _ | 15 | | °C |
| Thermal Package Resistance | | | | • | |
| Thermal Resistance for SSOP-28 | θJA | _ | 85 | | K/W |
| Thermal Resistance for VQFN-28 | θJA | _ | 35 | | K/W |

9.3 CAN FD Controller Characteristics

| DC Specifi | cations | | | | +125°C; | High (H): Тамв = –40°С to +150°С |
|-------------|--------------------------------|-----------|------|-----------|---------|--|
| Sym. | Characteristic | Min. | Тур. | Max. | Units | Conditions/Comments |
| VDD Pin | | | | | | |
| Vdd | Voltage Range | 2.7 | _ | 5.5 | V | RAM data retention guaranteed |
| VPORH | Power-on Reset Voltage | _ | _ | 2.65 | V | Highest voltage on VDD before device releases POR |
| VPORL | Power-on Reset Voltage | 2.2 | _ | - | V | Lowest voltage on VDD before device asserts POR |
| SVDD | VDD Rise Rate to ensure POR | 0.05 | _ | - | V/ms | Note 1 |
| IDD | Supply Current | — | 15 | 20 | mA | 40 MHz SYSCLK, 20 MHz SPI activity |
| IDDS | Sleep Current | — | 15 | 60 | μA | Clock is stopped TAMB ≤ +85°C (Note 1) |
| | | _ | — | 600 | _ | Clock is stopped TAMB ≤ +150°C |
| IDDLPM | LPM Current | — | 4 | 10 | μA | Digital logic powered down |
| Digital Inp | out Pins | | | | | |
| VIH | High-Level Input Voltage | 0.7 Vdd | _ | VDD + 0.3 | V | |
| VIL | Low-Level Input Voltage | -0.3 | _ | 0.3 VDD | V | |
| Voscpp | OSC1 detection Voltage | 0.5 | — | - | V | Minimum peak-to-peak voltage on OSC1 pin (Note 1) |
| ILI | Input Leakage Current | | | | | |
| | OSC1 | -5 | | +5 | μA | |
| | All other | -1 | _ | +1 | μA | |
| Digital Ou | tput Pins | | | | | |
| Vон | High-Level Output Voltage | VDD - 0.7 | _ | _ | V | Юн = -2 mA, VDD = 2.7V |
| Vol | Low-Level Output Voltage | | | | | |
| | TXCAN | — | — | 0.6 | V | IOL = 8 mA, VDD = 2.7V |
| | All other | — | | 0.6 | V | IOL = 2 mA, VDD = 2.7V |

TABLE 9-2: DC CHARACTERISTICS

Note 1: Characterized; not 100% tested.

TABLE 9-3: CLKOUT AND SOF AC CHARACTERISTICS

| AC Specific | cations | Extended | Electrical Characteristics: Extended (E): TAMB = -40°C to +125°C; High (H): TAMB = -40°C to +150°C /DD = 2.7V to 5.5V | | | | | | |
|-------------|--|----------|---|------|-------|---------------------|--|--|--|
| Sym. | Characteristic | Min. | Тур. | Max. | Units | Conditions/Comments | | | |
| TCLKOH | CLKO Output High | 8 | — | — | ns | at 40 MHz (Note 1) | | | |
| TCLKOL | CLKO Output Low | 8 | — | _ | ns | Note 1 | | | |
| TCLKOR | CLKO Output Rise | — | _ | 5 | ns | Note 1 | | | |
| TCLKOF | CLKO Output Fall | — | — | 5 | ns | Note 1 | | | |
| TSOFH | SOF Output High | — | 31 Tosc | _ | ns | Note 2 | | | |
| TSOFPD | SOF Propagation Delay: RXCAN falling edge to SOF rising edge | _ | 1 Tosc | | ns | Note 2 | | | |

Note 1: Characterized; not 100% tested.

2: Design guidance only.

TABLE 9-4: CRYSTAL OSCILLATOR AC CHARACTERISTICS

| AC Specifica | ations | Electrical (Extended (VDD = 2.7) | Е): ТАМВ | | +125°C; | High (H): Тамв = –40°С to +150°С; |
|--------------|-------------------------------------|--|----------|----------------|---------|---|
| Sym. | Characteristic | Min. | Тур. | Max. | Units | Conditions/Comments |
| Fosc1,CLKI | OSC1 Input Frequency | 2 | 40 | 40 | MHz | External digital clock |
| FOSC1,4M | OSC1 Input Frequency | 4 - 0.5% | 4 | 4 + 0.5% | MHz | 4 MHz crystal/resonator (Note 1) |
| Fdrift | SYSCLK frequency drift | _ | _ | 10 | ppm | Additional frequency drift of SYSCLK due to internal PLL at 4 MHz (Note 1) |
| Fosc1,20M | OSC1 Input Frequency | 20 - 0.5% | 20 | 20 + 0.5% | MHz | 20 MHz crystal/resonator (Note 1) |
| Fosc1,40M | OSC1 Input Frequency | 40 - 0.5% | 40 | 40 + 0.5% | MHz | 40 MHz crystal/resonator (Note 1) |
| Tosc1 | TOSC1=1/FOSC1,x | 25 | | — | ns | |
| Tosc1H | OSC1 Input High | 0.45 * Tosc | — | 0.55 * TOSC | ns | Note 1 |
| Tosc1L | OSC1 Input Low | 0.45 * Tosc | — | 0.55 * TOSC | ns | Note 1 |
| TOSC1R | OSC1 Input Rise | — | _ | 20 | ns | Note 2 |
| TOSC1F | OSC1 Input Fall | _ | _ | 20 | ns | Note 2 |
| DCosc1 | Duty Cycle on OSC1 | 45 | 50 | 55 | % | External clock duty cycle require- ment (Note 1) |
| TOSCSTAB | Oscillator stabilization period | — | — | 3 | ms | From POR to final frequency (Note 1) |
| TOSCSLEEP | Oscillator stabilization from Sleep | — | — | 3 | ms | From Sleep to final frequency (Note 1) |
| Gм,4M | Transconductance | 1470 | | 2210 | μA/V | 4 MHz crystal (Note 2) |
| Gм,40M | Transconductance | 2040 | _ | 3060 | μA/V | 40 MHz crystal (Note 2) |

Note 1: Characterized; not 100% tested.

2: Design guidance only.

TABLE 9-5: CAN BIT RATE

| AC Specific | AC Specifications | | Electrical Characteristics: Extended (E): TAMB = -40° C to $+125^{\circ}$ C; High (H): TAMB = -40° C to $+150^{\circ}$ C; VDD = 2.7V to 5.5V | | | | | | |
|-------------|-------------------|-------|--|-----|-------|---------------------|--|--|--|
| Sym | Characteristic | Min | Тур | Max | Units | Conditions/Comments | | | |
| BRNOM | Nominal Bit Rate | 0.125 | 0.5 | 1 | Mbps | | | | |
| BRDATA | Data Bit Rate | 0.5 | 2 | 8 | Mbps | BRDATA ≥ BRNOM | | | |

Note 1: Tested bit rates. Device allows the configuration of more bit rates, including slower bit rates than the minimum stated.

TABLE 9-6: CAN RX FILTER AC CHARACTERISTICS

| AC Specific | cations | | . , | | ⊦125°C; I | High (H): Тамв = –40°С to +150°С; |
|----------------|--|------------------------|---------------------|--------------------------|-----------|---|
| Sym. | Characteristic | Min. | Conditions/Comments | | | |
| TPROP | Filter propagation delay | _ | 1 | | ns | Note 2 |
| TFILTER | Filter time | 50 80 130 225 | _ | 100 140 220 390 | ns | T00FILTER T01FILTER T10FILTER T11FILTER Note 3 |
| TREVO- CERY | Minimum high time on input for output to go high again | 5 | | _ | ns | Note 2 |

Note 1: Characterized; not 100% tested.

2: Design guidance only.

3: Pulses on RXCAN shorter than the minimum TFILTER time will be ignored; pulses longer than the maximum TFILTER time will wake-up the device.

TABLE 9-7: SPI AC CHARACTERISTICS


| AC Spec | ifications | | Electrical | Characteris | tics: | | | |
|---------|------------|---|------------|-------------|-------------|-----------|--------------|---------|
| | | | Extended | (E): | Тамв = | = -40 | °C to | +125°C; |
| | | | High (H): | Тамв = -40° | °C to +150° | °C, VDD = | 2.7V to 5.5V | / |
| Param. | Sym. | Characteristic | Min. | Тур. | Max. | Units | Condit | ions |
| | Fsck | SCK Input Frequency | — | — | 17 | MHz | Note 3 | |
| | Тѕск | SCK Period, TSCK=1/FSCK | 59 | — | — | ns | Note 3 | |
| 1 | Тѕскн | SCK High Time | 20 | _ | — | ns | | |
| 2 | TSCKL | SCK Low Time | 20 | — | — | ns | | |
| 3 | TSCKR | SCK Rise Time | _ | _ | 100 | ns | Note 2 | |
| 4 | TSCKF | SCK Fall Time | _ | | 100 | ns | Note 2 | |
| 5 | TCS2SCK | nCS ↓ to SCK ↑ | Тѕск/2 | — | — | ns | | |
| 6 | TSCK2CS | SCK ↑ to nCS ↑ | Тѕск | | _ | ns | | |
| 7 | TSDI2SCK | SDI Setup: SDI | 5 | _ | _ | ns | | |
| 8 | TSCK2SDI | SDI Hold: SCK ↑ to SDI ↓ | 5 | — | — | ns | | |
| 9 | TSCK2SDO | SDO Valid: SCK \downarrow to SDO \updownarrow | — | — | 20 | ns | CLOAD = 50 | pF |
| 10 | TCS2SDOZ | SDO High Z: nCS ↑ to SDO Z | — | — | 2 Tsck | ns | CLOAD = 50 | pF |
| 11 | TCSD | nCS ↑ to nCS ↓ | Тѕск | _ | _ | ns | Note 2 | |

Note 1: Characterized; not 100% tested.

2: Design guidance only.

3: FSCK must be less than or equal to 0.85*(FSYSCLK/2).

FIGURE 9-1: SPI I/O TIMING



9.4 CAN FD Transceiver Characteristics

TABLE 9-8: ELECTRICAL CHARACTERISTICS

Electrical Specifications: Grade 1: $T_{amb} = -40^{\circ}C$ to +125°C and Grade 0: $T_{amb} = -40^{\circ}C$ to +150°C; $T_{vJ} \le 170^{\circ}C$; $V_{VCC} = 4.5V$ to 5.5V; $R_L = 60\Omega$, $C_L = 100$ pF unless specified otherwise; all voltages are defined in relation to ground; positive currents flow into the IC.

| Parameters | Sym. | Min. | Тур. | Max. | Units | Conditions |
|--|------------------------|----------------------|------|-----------------------|-------|---|
| Supply, Pin VCC | | | | | | |
| Supply Voltage | V _{VCC} | 4.5 | _ | 5.5 | V | |
| Supply Current in Normal | I _{VCC_rec} | 2 | _ | 5 | mA | recessive, V _{TXD} = V _{VIO} |
| Mode | I _{VCC_dom} | 30 | 50 | 70 | mA | dominant, V _{TXD} = 0V |
| | I _{VCC_short} | - | - | 85 | mA | short between CANH and CANL(Note 1) |
| Supply Current in Standby Mode | I _{VCC_STBY} | - | - | 12 | μA | VCC = VIO, V _{TXD} = V _{VIO} |
| | I _{VCC_STBY} | _ | 7 | _ | μA | T _a = 25°C (Note 3) |
| Undervoltage Detection Threshold on Pin VCC | V _{uvd(VCC)} | 2.75 | - | 4.5 | V | |
| I/O Level Adapter Supply, Pin | VIO | | | | | |
| Supply voltage on pin VIO | V _{VIO} | 2.8 | | 5.5 | V | |
| Supply current on pin VIO | I _{VIO_rec} | 10 | 80 | 250 | μA | Normal mode recessive, V _{TXD} = V _{VIO} |
| | I _{VIO_dom} | 50 | 350 | 500 | μA | Normal mode dominant, V _{TXD} = 0V |
| | IVIO STBY | _ | _ | 1 | μA | Standby mode |
| Undervoltage detection threshold on pin VIO | V _{uvd(VIO)} | 1.1 | - | 2.7 | V | |
| Mode Control Input, Pin STBY | , , | 1 | | | | |
| High-Level Input Voltage | VIH | 0.7×V _{VIO} | _ | V _{VIO} +0.3 | V | |
| Low-Level Input Voltage | V _{IL} | -0.3 | _ | 0.3×V _{VIO} | V | |
| Pull-Up Resistor to VCC | R _{pu} | 75 | 125 | 175 | kΩ | V _{STBY} = 0V |
| High-Level Leakage Current | ١L | -2 | _ | +2 | μA | V _{STBY} = V _{VIO} |
| CAN Transmit Data Input, Pin | TXD | | | | | |
| High-Level Input Voltage | V _{IH} | 0.7×V _{VIO} | — | V _{VIO} +0.3 | V | |
| Low-Level Input Voltage | V _{IL} | -0.3 | | 0.3×V _{VIO} | V | |
| Pull-Up Resistor to VCC | R _{TXD} | 20 | 35 | 50 | kΩ | V _{TXD} = 0V |
| High-Level Leakage Current | I _{TXD} | -2 | | +2 | μA | Normal mode, $V_{TXD} = V_{VIO}$ |
| Input Capacitance | C _{TXD} | _ | 5 | 10 | pF | Note 3 |
| CAN Receive Data Output, Pi | | | | | | |
| High-Level Output Current | I _{OH} | -8 | | -1 | mA | Normal mode, $V_{RXD} = V_{VIO} - 0.4V$, $V_{VIO} = V_{VCC}$ |
| Low-Level Output Current, Bus Dominant | I _{OL} | 2 | | 12 | mA | Normal mode, V _{RXD} = 0.4V, bus dominant |
| Bus Lines, Pins CANH and CA | ANL | | | | | |

Note 1: 100% correlation tested

2: Characterized on samples

3: Design parameter

TABLE 9-8: ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Specifications: Grade 1: $T_{amb} = -40^{\circ}C$ to +125°C and Grade 0: $T_{amb} = -40^{\circ}C$ to +150°C; $T_{vJ} \le 170^{\circ}C$; $V_{VCC} = 4.5V$ to 5.5V; $R_L = 60\Omega$, $C_L = 100$ pF unless specified otherwise; all voltages are defined in relation to ground; positive currents flow into the IC.

| Parameters | Sym. | Min. | Тур. | Max. | Units | Conditions |
|---|-------------------------|------|--------------------------|------|-------|---|
| Single Ended Dominant Output Voltage | V _{O(dom)} | 2.75 | 3.5 | 4.5 | V | V_{TXD} = 0V, t < t _{to(dom)TXD} R _L = 50 Ω to 65 Ω pin CANH (Note 1) |
| | | 0.5 | 1.5 | 2.25 | V | |
| Transmitter Voltage Symmetry | V _{Sym} | 0.9 | 1.0 | 1.1 | | |
| Bus Differential Output Voltage | V _{Diff} | 1.5 | — | 3 | V | V_{TXD} = 0V, t < t _{to(dom)TXD} R _L = 45Ω to 65Ω |
| | | 1.5 | — | 3.3 | V | R _L = 70Ω (Note 3) |
| | | 1.5 | — | 5 | V | R _L = 2240Ω (Note 3) |
| | | -50 | — | +50 | mV | Normal mode: V_{VCC} = 4.75V to 5.25V V_{TXD} = V_{VIO} , recessive, no load |
| | | -200 | | +200 | mV | Standby mode: V_{VCC} = 4.75V to 5.25V V_{TXD} = V_{VIO} , recessive, no load |
| Single Ended Recessive Output Voltage | V _{O(rec)} | 2 | 0.5* V _{VCC} | 3 | V | Normal mode, V _{TXD} = V _{VIO} , no load |
| | V _{O(rec)} | -0.1 | - | +0.1 | V | Standby mode, V _{TXD} = V _{VIO} , no load |
| Differential Receiver Threshold Voltage | V _{th(RX)dif} | 0.5 | 0.7 | 0.9 | V | Normal mode (HSC), V _{cm(CAN)} = –27V to +27V |
| | V _{th(RX)dif} | 0.4 | 0.7 | 1.1 | V | Standby mode (WUC), V _{cm(CAN)} = -27V to +27V(Note 1) |
| Differential Receiver Hysteresis Voltage | V _{hys(RX)dif} | 50 | 120 | 200 | mV | Normal mode (HSC), V _{cm(CAN)} = -27V to +27V (Note 1) |
| Dominant Output Current | I _{IO(dom)} | -75 | - | -35 | mA | V_{TXD} = 0V, t < t _{to(dom)TXD} , V_{VCC} = 5V pin CANH, V _{CANH} = -5V |
| | | 35 | — | 75 | mA | $V_{TXD} = 0V, t < t_{to(dom)TXD},$ $V_{VCC} = 5V$ pin CANL, $V_{CANL} = +40V$ |
| Recessive Output Current | I _{IO(rec)} | -5 | - | +5 | mA | Normal mode, $V_{TXD} = V_{VIO}$, no load, $V_{CANH} = V_{CANL} = -27V$ to +32V |

Note 1: 100% correlation tested

2: Characterized on samples

3: Design parameter

TABLE 9-8: ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Specifications: Grade 1: $T_{amb} = -40^{\circ}C$ to +125°C and Grade 0: $T_{amb} = -40^{\circ}C$ to +150°C; $T_{vJ} \le 170^{\circ}C$; $V_{VCC} = 4.5V$ to 5.5V; $R_L = 60\Omega$, $C_L = 100$ pF unless specified otherwise; all voltages are defined in relation to ground; positive currents flow into the IC.

| Parameters | Sym. | Min. | Тур. | Max. | Units | Conditions |
|--|----------------------------|------------|------------------------|-----------|----------|--|
| Leakage Current | I _{IO(leak)} | -5 | 0 | +5 | μA | $V_{VCC} = V_{VIO} = 0V,$ $V_{CANH} = V_{CANL} = 5V$ |
| | I _{IO(leak)} | -5 | 0 | +5 | μA | VCC = VIO connected to GND with R = 47 k Ω V _{CANH} = V _{CANL} = 5V(Note 3) |
| Input Resistance | R _i | 9 | 15 | 28 | kΩ | $V_{CANH} = V_{CANL} = 4V$ |
| | R _i | 9 | 15 | 28 | kΩ | $-2V \le V_{CANH} \le +7V,$ $-2V \le V_{CANL} \le +7V(Note 3)$ |
| Input Resistance Deviation | ΔR _i | -1 | 0 | +1 | % | Between CANH and CANL $V_{CANH} = V_{CANL} = 4V$ (Note 1) |
| | ΔR _i | –1 | 0 | +1 | % | Between CANH and CANL $-2V \le V_{CANH} \le +7V$, $-2V \le V_{CANL} \le +7V$ (Note 3) |
| Differential Input Resistance | R _{i(dif)} | 18 | 30 | 56 | kΩ | V _{CANH} = V _{CANL} = 4V (Note 1) |
| | R _{i(dif)} | 18 | 30 | 56 | kΩ | –2V ≤ V _{CANH} ≤ +7V, –2V ≤ V _{CANL} ≤ +7V (Note 3) |
| Common-mode Input Capacitance | C _{i(cm)} | | - | 20 | pF | f = 500 kHz, CANH and CANL referred to GND (Note 3) |
| Differential Input Capacitance | C _{i(dif)} | | - | 10 | pF | f = 500kHz, between CANH and CANL (Note 3) |
| Differential Bus Voltage Range for RECESSIVE State Detection | V _{Diff_rec} | -3 | _ | +0.5 | V | Normal mode (HSC) $-27V \le V_{CANH} \le +27V$, $-27V \le V_{CANL} \le +27V$ (Note 3) |
| | V _{Diff_rec} | -3 | _ | +0.4 | V | Standby mode (WUC) $-27V \le V_{CANH} \le +27V$, $-27V \le V_{CANL} \le +27V$ (Note 3) |
| Differential Bus Voltage Range for DOMINANT State Detection | V _{Diff_dom} | 0.9 | _ | 8.0 | V | Normal mode (HSC) $-27V \le V_{CANH} \le +27V$, $-27V \le V_{CANL} \le +27V$ (Note 3) |
| | V _{Diff_dom} | 1.15 | _ | 8.0 | V | Standby mode (WUC) $-27V \le V_{CANH} \le +27V$, $-27V \le V_{CANL} \le +27V$ (Note 3) |
| Transceiver Timing, Pins CAN | H, CANL, TXD, | and RXD, s | ee <mark>Figu</mark> r | e 9-2 and | Figure 9 | -4 |
| Delay Time from TXD to Bus Dominant | t _{d(TXD-busdom)} | 40 | — | 130 | ns | Normal mode (Note 2) |
| Delay Time from TXD to Bus Recessive | t _{d(TXD-busrec)} | 40 | — | 130 | ns | Normal mode (Note 2) |
| Delay Time from Bus Dominant to RXD | t _{d(busdom-RXD)} | 20 | — | 100 | ns | Normal mode (Note 2) |
| Delay Time from Bus Recessive to RXD | t _{d(busrec-RXD)} | 20 | — | 100 | ns | Normal mode (Note 2) |

Note 1: 100% correlation tested

2: Characterized on samples

3: Design parameter


TABLE 9-8: ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Specifications: Grade 1: $T_{amb} = -40^{\circ}C$ to +125°C and Grade 0: $T_{amb} = -40^{\circ}C$ to +150°C; $T_{vJ} \le 170^{\circ}C$; $V_{VCC} = 4.5V$ to 5.5V; $R_{L} = 60\Omega$, $C_{L} = 100$ pF unless specified otherwise; all voltages are defined in relation to ground; positive currents flow into the IC.

| Parameters | Sym. | Min. | Тур. | Max. | Units | Conditions |
|--|-----------------------------|-----------|---------|----------|---------|---|
| Propagation Delay from TXD to RXD | t _{PD(TXD-RXD)} | 40 | — | 210 | ns | Normal mode, Rising edge at pin TXD R _L = 60 Ω , C _L = 100 pF |
| | | 40 | _ | 200 | ns | Normal mode, Falling edge at pin TXD R _L = 60Ω , C _L = 100 pF |
| | t _{PD(TXD-RXD)} | _ | — | 300 | ns | Normal mode, Rising edge at pin TXD $R_L = 150\Omega$, $C_L = 100 \text{ pF}$ (Note 3) |
| | | _ | — | 300 | ns | Normal mode, Falling edge at pin TXD $R_L = 150\Omega$, $C_L = 100pF$ (Note 3) |
| TXD Dominant Time-Out Time | t _{to(dom)} TXD | 0.8 | — | 3 | ms | V _{TXD} = 0V, Normal mode |
| Bus Wake-Up Time-Out Time | t _{Wake} | 0.8 | — | 3 | ms | Standby mode |
| Min. Dominant/Recessive Bus Wake-Up Time | t _{Filter} | 0.5 | 3 | 3.8 | μs | Standby mode |
| Delay Time for Standby Mode to Normal Mode Transition | t _{del(stby-norm)} | — | — | 47 | μs | Falling edge at pin STBY |
| Delay Time for Normal Mode to Standby Mode Transition | t _{del(norm-stby)} | — | — | 5 | μs | Rising edge at pin STBY (Note 3) |
| Debouncing Time for Recessive Clamping State Detection | t _{RC_det} | _ | 90 | _ | ns | V(CANH-CANL) > 900mV RXD = high (Note 3) |
| Transceiver Timing for higher | Bit Rates, Pins (| CANH, CAN | L, TXD, | and RXD, | see Fig | ure 9-2 and Figure 9-4 |
| Recessive Bit Time on Pin RXD | t _{Bit(RXD)} | 400 | — | 550 | ns | Normal mode, $t_{Bit(TXD)} = 500$ ns R _L = 60 Ω , C _L = 100 pF (Note 1) |
| | | 120 | — | 220 | ns | Normal mode, $t_{Bit(TXD)}$ = 200 ns R_L = 60 Ω , C_L = 100 pF |
| Recessive Bit Time on the Bus | t _{Bit(Bus)} | 435 | — | 530 | ns | Normal mode, $t_{Bit(TXD)} = 500$ ns R _L = 60 Ω , C _L = 100 pF (Note 1) |
| | | 155 | _ | 210 | ns | Normal mode, t _{Bit(TXD)} = 200 ns R _L = 60Ω, C _L = 100 pF |
| Receiver Timing Symmetry | ∆t _{Rec} | -65 | | +40 | ns | Normal mode, $t_{Bit(TXD)} = 500 \text{ ns}$ $\Delta t_{Rec} = t_{Bit(RXD)} - t_{Bit(Bus)}$ $R_L = 60\Omega, C_L = 100 \text{ pF}$ (Note 1) |
| | | -45 | - | +15 | ns | Normal mode, $t_{Bit(TXD)} = 200$ ns $\Delta t_{Rec} = t_{Bit(RXD)} - t_{Bit(Bus)}$ $R_L = 60\Omega$, $C_L = 100 \text{ pF}$ |


Note 1: 100% correlation tested

- **2:** Characterized on samples
- 3: Design parameter






CAN FD TRANSCEIVER TIMING DIAGRAM 1




MCP251863



10.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (for example, outside the specified power supply range) and therefore outside the warranted range.

10.1 CAN FD Controller



Temperature.





FIGURE 10-2: Average IDDLF Temperature.

MCP251863


11.0 PACKAGING INFORMATION

11.1 Package Marking Information


28-Lead SSOP* (5.30 mm)




Example




28-Lead VQFN* (5x5 mm)



Example



| Legend: XXX Product Code or Customer-specific information Y Year code (last digit of calendar year) YY Year code (last 2 digits of calendar year) WW Week code (last 2 digits of calendar year) WW Week code (week of January 1 is week '01') NNN Alphanumeric traceability code code (e3) Pb-free JEDEC designator for Matte Tin (Sn) * This package is Pb-free. The Pb-free JEDEC designator (is)) can be found on the outer packaging for this package. Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. Package may or not include the corporate logo. | | | | | | | | | | | |
|---|--------|-------------------------|---|---|---|---------------------------|--|---|--------------------------------------|--|---|
| be carried over to the next line, thus limiting the number of available characters for customer-specific information. Package may or not include the | Legend | Y YY WW NNN | Year Year Week Alphanu Pb-free This pa | code code code meric JED ckage i | (last (last (week EC do s Pb-free | 2 of esigr e. Tl | digit digits Janua tracea nator f he Pb-fre | of of ry 1 bility for I ee JED | caler cale is Vatte EC d | ndar endar week Tin esignato | year) year) '01') code (Sn) |
| | Note: | be carrie characters | d over to s for custo | o the n | ext line, | thu | s limiting | g the r | numbe | er of av | ailable |




28-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

Microchip Technology Drawing C04-073 Rev C Sheet 1 of 2

28-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | Units | | | S |
|--------------------------|-----------|------|----------|-------|
| Dimension | Limits | MIN | NOM | MAX |
| Number of Pins | N | | 28 | |
| Pitch | е | | 0.65 BSC | |
| Overall Height | Α | - | - | 2.00 |
| Molded Package Thickness | A2 | 1.65 | 1.75 | 1.85 |
| Standoff | A1 | 0.05 | - | - |
| Overall Width | E | 7.40 | 7.80 | 8.20 |
| Molded Package Width | E1 | 5.00 | 5.30 | 5.60 |
| Overall Length | D | 9.90 | 10.20 | 10.50 |
| Foot Length | L | 0.55 | 0.75 | 0.95 |
| Footprint | L1 | | 1.25 REF | |
| Lead Thickness | С | 0.09 | - | 0.25 |
| Foot Angle | φ | 0° | 4° | 8° |
| Lead Width | b | 0.22 | - | 0.38 |

Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-073 Rev C Sheet 2 of 2

28-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

| | Units | | | S |
|---------------------------------|------------------|------|----------|------|
| Dimension | Dimension Limits | | | MAX |
| Contact Pitch | Е | | 0.65 BSC | |
| Contact Pad Spacing | С | | 7.00 | |
| Contact Pad Width (X28) | X1 | | | 0.45 |
| Contact Pad Length (X28) | Y1 | | | 1.85 |
| Contact Pad to Center Pad (X26) | G1 | 0.20 | | |


Notes:

- 1. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2073 Rev B

28-Lead Very Thin Plastic Quad Flat, No Lead Package (9PX) - 5x5 mm Body [VQFN] With Stepped Wettable Flanks, 3.25x3.25mm Exposed Pad


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-426 Rev D Sheet 1 of 2

28-Lead Very Thin Plastic Quad Flat, No Lead Package (9PX) - 5x5 mm Body [VQFN] With Stepped Wettable Flanks, 3.25x3.25mm Exposed Pad

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | Units | | | S | |
|-------------------------|--------|----------|-----------|-------|--|
| Dimension | Limits | MIN | NOM | MAX | |
| Number of Terminals | Ν | | 28 | | |
| Pitch | е | | 0.50 BSC | | |
| Overall Height | Α | 0.80 | 0.85 | 0.90 | |
| Standoff | A1 | 0.00 | 0.02 | 0.05 | |
| Terminal Thickness | A3 | | 0.203 REF | | |
| Overall Length | D | | 5.00 BSC | | |
| Exposed Pad Length | D2 | 3.15 | 3.25 | 3.35 | |
| Overall Width | E | | 5.00 BSC | | |
| Exposed Pad Width | E2 | 3.15 | 3.25 | 3.35 | |
| Terminal Width | b | 0.20 | 0.25 | 0.30 | |
| Terminal Length | L | 0.35 | 0.40 | 0.45 | |
| Terminal-to-Exposed-Pad | К | 0.20 | - | - | |
| Wettable Flank Height | A4 | 0.10 | - | 0.19 | |
| Wettable Flank Width | E3 | - | _ | 0.085 | |
| Exposed Pad Chamfer | СН | 0.35 REF | | | |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-426 Rev D Sheet 2 of 2

28-Lead Very Thin Plastic Quad Flat, No Lead Package (9PX) - 5x5 mm Body [VQFN] With Stepped Wettable Flanks, 3.25x3.25mm Exposed Pad

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

| | MILLIMETERS | | | |
|----------------------------------|-------------|------|----------|------|
| Dimension | Limits | MIN | NOM | MAX |
| Contact Pitch | E | | 0.50 BSC | |
| Optional Center Pad Width | X2 | | | 3.35 |
| Optional Center Pad Length | Y2 | | | 3.35 |
| Contact Pad Spacing | C1 | | 4.90 | |
| Contact Pad Spacing | C2 | | 4.90 | |
| Contact Pad Width (X28) | X1 | | | 0.30 |
| Contact Pad Length (X28) | Y1 | | | 0.85 |
| Contact Pad to Center Pad (X28) | G1 | 0.35 | | |
| Contact Pad to Contact Pad (X24) | G2 | 0.20 | | |
| Thermal Via Diameter | V | | 0.33 | |
| Thermal Via Pitch | EV | | 1.20 | |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2426 Rev D

APPENDIX A: REVISION HISTORY

Revision B (June 2023)

- Added VQFN package to General Features, Package Types, Section 1.2, Pinout Description, Section 9.2, Temperature Specifications and Section 11.0, Packaging Information.
- Updated Product Identification System to include the VQFN package examples and information.

Revision A (February 2022)

· Original release of this document

APPENDIX B: CAN FD CONFORMANCE

The MCP251863 passed the CAN FD conformance tests specified in ISO 16845-1:2016.

ISO 11898-1:2015 lists non-mandatory features. Table B-1 clarifies which optional features are implemented.

TABLE B-1: ISO OPTIONAL FEATURES

| No. | Optional Feature | Implemented |
|-----|---|---|
| 1 | FD frame format | Yes |
| 2 | Disabling of frame formats | Yes. Classical CAN frame format. |
| 3 | Limited LLC frames | No. Full range of IDs and DLCs implemented. |
| 4 | No transmission of frames including padding bytes | N/A. See No. 3. |
| 5 | LLC Abort interface | Yes |
| 6 | ESI and BRS bit values | Yes |
| 7 | Method to provide MAC data consistency | Yes |
| 8 | Time and time triggering | Start of Frame output. |
| 9 | Time stamping | Yes. 32 bit TBC. |
| 10 | Bus monitoring mode | Yes |
| 11 | Handle | Yes |
| 12 | Restricted operation | Yes |
| 13 | Separate prescalers for nominal bits and for data bits | Yes |
| 14 | Disabling of automatic retransmission | Yes |
| 15 | Maximum number of retransmissions | Yes. One, 3 or unlimited. |
| 16 | Disabling of protocol exception event on res bit detected recessive | Yes. Selectable. |
| 17 | PCS_Status | No |
| 18 | Edge filtering during the bus integration state | Yes. Selectable. |
| 19 | Time resolution for SSP placement | Yes. 128 T _Q . Measured, manual or disabled. |
| 20 | FD_T/R message | TX and RX interrupts. |

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

| PART NO. | Ҳ ⁽¹⁾ | <u>-x</u> | | /XX | xxx | Ex | ampl | es: | |
|--------------------------|---|-------------------|--|--------|--|--|--|--|--|
| • | and Re | el Temper Rang | | ackage | Qualification | a) | MCP2 | 51863T-E/SSVAC |): Tape and Reel, Extended Temperature, Plastic SSOP (5.30 mm Body), 28-Lead, Automotive Qualified |
| Device: | MCP251863: CAN FD Controller with Integrated Transceiver | | | | | b) | MCP2 | 51863T-H/SSVAC |): Tape and Reel, High Temperature, Plastic SSOP (5.30 mm Body), 28-Lead, Automotive Qualified |
| Tape and Reel Option: | T = Tape and Reel | | | | c) | MCP2 | 51863T-E/SS: | Tape and Reel, Extended Temperature, Plastic SSOP (5.30 mm Body), 28-Lead | |
| | | | | | | d) | MCP2 | 51863T-H/SS: | Tape and Reel, High Temperature, Plastic SSOP (5.30 mm Body), 28-Lead |
| Temperature Range: | $E = -40^{\circ}C \text{ to } +125^{\circ}C \text{ (Extended)}$ H = -40^{\circ}C \text{ to } +150^{\circ}C \text{ (High)} | | | | | e) MCP251863T-E/9PXVAO: Tape and Reel, Ext. Temperature, Plastic VQFN (5 x 5 mm Body), 28-Lead, Automotive Qualified | | | |
| Package: | SS = Plastic SSOP (5.30 mm Body), 28-Lead 9PX = Plastic VQFN (5 x 5 mm Body),28-Lead with 3.25 x 3.25 mm Exposed Pad and Stepped Wettable Flanks | | | | f) | f) MCP251863T-H/9PXVAO: Tape and Reel, High Temperature, Plastic VQFN (5 x 5 mm Body), 28-Lead, Automotive Qualified | | | |
| | | | | | g) MCP251863T-E/9PX: Tape and Reel, Extended Temperature, Plastic VQFN (5 x 5 mm Body), 28-Lead | | | | |
| Qualification* | VAO = Automotive Qualification (blank) = Industrial Qualification *Currently available VAO variants are shown in examples. For additional information please contact your local Microchip sales office. | | | | h) MCP251863T-H/9PX: Tape and Reel, High Temperature, Plastic VQFN (5 x 5 mm Body), 28-Lead | | | | |
| | | | | | Note 1: | | Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option. | | |

MCP251863

NOTES:

Note the following details of the code protection feature on Microchip products:

- · Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
 mean that we are guaranteeing the product is "unbreakable" Code protection is constantly evolving. Microchip is committed to
 continuously improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at https:// www.microchip.com/en-us/support/design-help/client-supportservices.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WAR-RANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDI-RECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSE-QUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet- Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, KoD, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

 $\ensuremath{\textcircled{\sc 0}}$ 2022-2023, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 978-1-6683-2642-8

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138 China - Zhuhai

Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631 India - Pune

Tel: 91-20-4121-0141 Japan - Osaka

Tel: 81-6-6152-7160 Japan - Tokyo

Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301 Korea - Seoul

Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu

Tel: 886-3-577-8366 Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100 Tel: 39-049-7625286

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Tel: 45-4485-5910

Fax: 45-4485-2829

Tel: 358-9-4520-820

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Germany - Garching

Tel: 49-2129-3766400

Germany - Heilbronn

Germany - Karlsruhe

Tel: 49-7131-72400

Tel: 49-721-625370

Germany - Munich

Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Germany - Rosenheim

Tel: 49-8031-354-560

Israel - Ra'anana

Italy - Milan

Italy - Padova

Tel: 972-9-744-7705

Tel: 39-0331-742611

Fax: 39-0331-466781

Tel: 49-8931-9700

Germany - Haan

Finland - Espoo

France - Paris

Fax: 43-7242-2244-393

Denmark - Copenhagen

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820